

- RoHS Compliant and Halogen Free ①
- Low Profile (<0.7 mm)
- Dual Sided Cooling Compatible ①
- Ultra Low Package Inductance
- Optimized for High Frequency Switching ①
- Ideal for CPU Core DC-DC Converters
- Optimized for both Sync.FET and some Control FET application ①
- Low Conduction and Switching Losses
- Compatible with existing Surface Mount Techniques ①
- 100% Rg tested


### DirectFET® Power MOSFET ②

Typical values (unless otherwise specified)

$V_{DS}$	$V_{GS}$	$R_{DS(on)}$	$R_{DS(on)}$
30V max	±20V max	1.7mΩ @ 10V	2.4mΩ @ 4.5V

$Q_{g\ tot}$	$Q_{gd}$	$Q_{gs2}$	$Q_{rr}$	$Q_{oss}$	$V_{gs(th)}$
28nC	7.9nC	4.2nC	39nC	21nC	1.8V



Applicable DirectFET Outline and Substrate Outline (see p.7,8 for details) ①

SQ	SX	ST		MQ	<b>MX</b>	MT	MP		
----	----	----	--	----	-----------	----	----	--	--

### Description

The IRF8304MPbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET® packaging to achieve the lowest on-state resistance in a package that has the footprint of a MICRO-8 and only 0.7 mm profile. The DirectFET® package is compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET® package allows dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%. The IRF8304MPbF balances both low resistance and low charge along with ultra low package inductance to reduce both conduction and switching losses. The reduced total losses make this product ideal for high efficiency DC-DC converters that power the latest generation of processors operating at higher frequencies. The IRF8304MPbF has been optimized for parameters that are critical in synchronous buck operating from 12 volt bus converters including  $R_{ds(on)}$  and gate charge to minimize losses.

Base Part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRF8304MPbF	DirectFET MX	Tape and Reel	4800	IRF8304MTRPbF

### Absolute Maximum Ratings

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	30	V
$V_{GS}$	Gate-to-Source Voltage	±20	
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ③	28	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ③	22	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ④	170	
$I_{DM}$	Pulsed Drain Current ⑤	220	
$E_{AS}$	Single Pulse Avalanche Energy ⑥	190	mJ
$I_{AR}$	Avalanche Current ⑤	22	A




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Typical Total Gate Charge vs. Gate-to-Source Voltage

Notes:


- ① Click on this section to link to the appropriate technical paper.
- ② Click on this section to link to the DirectFET Website.
- ③ Surface mounted on 1 in. square Cu board, steady state.

- ④  $T_C$  measured with thermocouple mounted to top (Drain) of part.
- ⑤ Repetitive rating; pulse width limited by max. junction temperature.
- ⑥ Starting  $T_J = 25^\circ C$ ,  $L = 0.75mH$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 22A$ .

**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	30	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	22	—	mV/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	1.7	2.2	m $\Omega$	$V_{GS} = 10V, I_D = 28A$ ⑦
		—	2.4	3.2		$V_{GS} = 4.5V, I_D = 22A$ ⑦
$V_{GS(th)}$	Gate Threshold Voltage	1.35	1.8	2.35	V	$V_{DS} = V_{GS}, I_D = 100\mu A$
$\Delta V_{GS(th)}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-6.1	—	mV/ $^\circ\text{C}$	
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	1.0	$\mu A$	$V_{DS} = 24V, V_{GS} = 0V$
		—	—	150		$V_{DS} = 24V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
gfs	Forward Transconductance	150	—	—	S	$V_{DS} = 15V, I_D = 22A$
$Q_g$	Total Gate Charge	—	28	42	nC	$V_{DS} = 15V$ $V_{GS} = 4.5V$ $I_D = 22A$ See Fig. 15
$Q_{gs1}$	Pre-Vth Gate-to-Source Charge	—	8.3	—		
$Q_{gs2}$	Post-Vth Gate-to-Source Charge	—	4.2	—		
$Q_{gd}$	Gate-to-Drain Charge	—	7.9	—		
$Q_{godr}$	Gate Charge Overdrive	—	7.6	—		
$Q_{sw}$	Switch Charge ( $Q_{gs2} + Q_{gd}$ )	—	12.1	—		
$Q_{oss}$	Output Charge	—	21	—	nC	$V_{DS} = 16V, V_{GS} = 0V$
$R_G$	Gate Resistance	—	1.3	2.2	$\Omega$	
$t_{d(on)}$	Turn-On Delay Time	—	16	—	ns	$V_{DD} = 15V, V_{GS} = 4.5V$ ⑦ $I_D = 22A$ $R_G = 1.8\Omega$ See Fig. 17
$t_r$	Rise Time	—	22	—		
$t_{d(off)}$	Turn-Off Delay Time	—	19	—		
$t_f$	Fall Time	—	13	—		
$C_{iss}$	Input Capacitance	—	4700	—	pF	$V_{GS} = 0V$ $V_{DS} = 15V$ $f = 1.0\text{MHz}$
$C_{oss}$	Output Capacitance	—	960	—		
$C_{rss}$	Reverse Transfer Capacitance	—	420	—		

**Diode Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	130	A	MOSFET symbol showing the integral reverse p-n junction diode. 
$I_{SM}$	Pulsed Source Current (Body Diode) ⑤	—	—	220		
$V_{SD}$	Diode Forward Voltage	—	0.77	1.0	V	$T_J = 25^\circ\text{C}, I_S = 22A, V_{GS} = 0V$ ⑦
$t_{rr}$	Reverse Recovery Time	—	24	36	ns	$T_J = 25^\circ\text{C}, I_F = 22A$
$Q_{rr}$	Reverse Recovery Charge	—	39	59	nC	$di/dt = 260A/\mu s$ ⑦

**Notes:**


 ⑦ Pulse width  $\leq 400\mu s$ ; duty cycle  $\leq 2\%$ .

**Absolute Maximum Ratings**


	Parameter	Max.	Units
$P_D @ T_A = 25^\circ\text{C}$	Power Dissipation ③	2.8	W
$P_D @ T_A = 70^\circ\text{C}$	Power Dissipation ③	1.8	
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation ④	100	
$T_P$	Peak Soldering Temperature	270	°C
$T_J$	Operating Junction and	-40 to +150	
$T_{STG}$	Storage Temperature Range		

**Thermal Resistance**


	Parameter	Typ.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient ③⑩	—	45	°C/W
$R_{\theta JA}$	Junction-to-Ambient ⑥⑩	12.5	—	
$R_{\theta JA}$	Junction-to-Ambient ⑨⑩	20	—	
$R_{\theta JC}$	Junction-to-Case ④⑩	—	1.2	
$R_{\theta J-PCB}$	Junction-to-PCB Mounted	1.0	—	
	Linear Derating Factor ③		0.022	W/°C


**Fig 3. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient ③**
**Notes:**


- ③ Used double sided cooling, mounting pad with large heatsink.
- ④ Mounted on minimum footprint full size board with metalized back and with small clip heatsink.
- ⑥  $R_{\theta}$  is measured at  $T_J$  of approximately  $90^\circ\text{C}$ .









③ Surface mounted on 1 in. square Cu (still air).




⑥ Mounted to a PCB with small clip heatsink (still air)




⑨ Mounted on minimum footprint full size board with metalized back and with small clip heatsink (still air)



**Fig 4. Typical Output Characteristics**

**Fig 5. Typical Output Characteristics**

**Fig 6. Typical Transfer Characteristics**

**Fig 7. Normalized On-Resistance vs. Temperature**

**Fig 8. Typical Capacitance vs. Drain-to-Source Voltage**

**Fig 9. Typical On-Resistance vs. Drain Current and Gate Voltage**




**Fig 10.** Typical Source-Drain Diode Forward Voltage




**Fig 11.** Maximum Safe Operating Area








**Fig 12.** Maximum Drain Current vs. Case Temperature




**Fig 13.** Typical Threshold Voltage vs. Junction Temperature



**Fig 14.** Maximum Avalanche Energy vs. Drain Current



**Fig 15a. Gate Charge Test Circuit**

**Fig 15b. Gate Charge Waveform**

**Fig 16a. Unclamped Inductive Test Circuit**

**Fig 16b. Unclamped Inductive Waveforms**

**Fig 17a. Switching Time Test Circuit**

**Fig 17b. Switching Time Waveforms**



**Fig 18.** Diode Reverse Recovery Test Circuit for HEXFET® Power MOSFETs


### DirectFET™ Board Footprint, MX Outline (Medium Size Can, X-Designation).

Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET. This includes all recommendations for stencil and substrate designs.



**DirectFET® Outline Dimension, MX Outline  
(Medium Size Can, X-Designation).**


Please see DirectFET application note AN-1035 for all details regarding the assembly of DirectFET. This includes all recommendations for stencil and substrate designs.



CODE	METRIC		IMPERIAL	
	MIN	MAX	MIN	MAX
A	6.25	6.35	0.246	0.250
B	4.80	5.05	0.189	0.199
C	3.85	3.95	0.152	0.156
D	0.35	0.45	0.014	0.018
E	0.68	0.72	0.027	0.028
F	0.68	0.72	0.027	0.028
G	1.38	1.42	0.054	0.056
H	0.80	0.84	0.031	0.033
J	0.38	0.42	0.015	0.017
K	0.88	1.02	0.035	0.040
L	2.28	2.42	0.090	0.095
M	0.59	0.70	0.023	0.028
R	0.03	0.08	0.001	0.003
P	0.08	0.17	0.003	0.007


Dimensions are shown in millimeters (inches)

**DirectFET® Part Marking**




Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>



**DirectFET® Tape & Reel Dimension (Showing component orientation).**


NOTE: Controlling dimensions in mm  
 Std reel quantity is 4800 parts. (ordered as IRF8304MTRPBF). For 1000 parts on 7" reel, order IRF8304MTR1PBF



NOTE: CONTROLLING DIMENSIONS IN MM

REEL DIMENSIONS				
STANDARD OPTION (QTY 4800)				
CODE	METRIC		IMPERIAL	
	MIN	MAX	MIN	MAX
A	330	N.C	12.992	N.C
B	20.2	N.C	0.795	N.C
C	12.8	13.2	0.504	0.520
D	1.5	N.C	0.059	N.C
E	100.0	N.C	3.937	N.C
F	N.C	18.4	N.C	0.724
G	12.4	14.4	0.488	0.567
H	11.9	15.4	0.469	0.606

CODE	DIMENSIONS			
	METRIC		IMPERIAL	
	MIN	MAX	MIN	MAX
A	7.90	8.10	0.311	0.319
B	3.90	4.10	0.154	0.161
C	11.90	12.30	0.469	0.484
D	5.45	5.55	0.215	0.219
E	5.10	5.30	0.201	0.209
F	6.50	6.70	0.256	0.264
G	1.50	N.C	0.059	N.C
H	1.50	1.60	0.059	0.063

**Revision History**

Date	Comments
2/17/2014	<ul style="list-style-type: none"> <li>Added the ordering information table, on page 1.</li> <li>Updated data sheet with new IR corporate template.</li> </ul>