

RL78/G11

**RENESAS MCU** 

R01DS0282EJ0110 Rev. 1.10 Dec 28, 2016

True Low Power Platform (as low as 58.3  $\mu$ A/MHz, and 0.64  $\mu$ A for LVD), 1.6 V to 5.5 V operation, 16 Kbyte Flash, 33 DMIPS at 24 MHz, for General Purpose Applications

# 1. OUTLINE

#### 1.1 Features

Ultra-low power consumption technology

- VDD = 1.6 V to 5.5 V
- HALT mode
- STOP mode
- SNOOZE mode

#### RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed (0.04167  $\mu$ s: @ 24 MHz operation with high-speed on-chip oscillator) to ultra-low speed (66.6  $\mu$ s: @ 15 kHz operation with low-speed on-chip oscillator clock)
- Multiply/divide/multiply & accumulate instructions are supported.
- Address space: 1 Mbytes
- General-purpose registers: (8-bit register  $\times$  8)  $\times$  4 banks
- On-chip RAM: 1.5 Kbytes

#### Code flash memory

- · Code flash memory: 16 Kbytes
- Block size: 1 Kbytes
- On-chip debug function
- Self-programming (with boot swap function/flash shield window function)

#### Data flash memory

- Data flash memory: 2 Kbytes
- Back ground operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory.
- Number of rewrites: 1,000,000 times (TYP.)
- Voltage of rewrites: VDD = 1.8 to 5.5 V

#### High-speed on-chip oscillator

- Select from 48 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz
- High accuracy: ±1.0% (VDD = 1.8 to 5.5 V, TA = -20 to +85°C)

#### Middle-speed on-chip oscillator

· Selectable from 4 MHz, 2 MHz, and 1 MHz.

#### Operating ambient temperature

- TA = -40 to +85°C (A: Consumer applications)
- TA = -40 to +105°C (G: Industrial applications)

#### Power management and reset function

- · On-chip power-on-reset (POR) circuit
- On-chip voltage detector (LVD) (Select interrupt and reset from 14 levels)

#### Data transfer controller (DTC)

- Transfer modes: Normal transfer mode, repeat transfer mode, block transfer mode
- · Activation sources: Activated by interrupt sources.
- Chain transfer function

#### Event link controller (ELC)

 Event signals of 18 types can be linked to the specified peripheral function.

#### Serial interfaces

- CSI: 4 channels
- UART: 2 channel
- I2C/simplified I2C: 4 channels
- Multimaster I<sup>2</sup>C: 2 channels

#### **Timers**

- 16-bit timer (TAU): 4 channels
- TKB: 1 channel
- 12-bit interval timer: 1 channel
- 8-bit interval timer: 2 channels
- · Watchdog timer: 1 channel

#### A/D converter

- 8/10-bit resolution A/D converter (VDD = 1.6 to 5.5 V)
- Analog input: 10 to 11 channels
- Internal reference voltage (1.45 V) and temperature sensor

#### D/A converter

- 8/10-bit resolution D/A converter (VDD = 1.6 to 5.5 V)
- Analog input: 2 channels (channel 1: output to the ANO1 pin, channel 0: output to the comparator)
- Output voltage: 0 V to VDD
- Real-time output function

#### Comparator

- 2 channels
- Operating modes: Comparator high-speed mode, comparator low-speed mode, window mode

#### **PGA**

• 1 channels

#### I/O ports

- I/O port: 17 to 21 (N-ch open drain I/O [VDD withstand voltage]: 9 to 14)
- Can be set to N-ch open drain, TTL input buffer, and on-chip pull-up resistor
- Different potential interface: Can connect to a 1.8/2.5/3.0 V device
- On-chip key interrupt function
- · On-chip clock output/buzzer output controller

#### Others

- On-chip BCD (binary-coded decimal) correction circuit
- On-chip data operation circuit

**Remark** The functions mounted depend on the product. See **1.6 Outline of Functions**.

#### O ROM, RAM capacities

| Flash          | Data flash | RAM     |          | RL78/G11 |          |  |  |  |  |
|----------------|------------|---------|----------|----------|----------|--|--|--|--|
| ROM Data flash | IVAIVI     | 20 pins | 24 pins  | 25 pins  |          |  |  |  |  |
| 16 KB          | 2 KB       | 1.5 KB  | R5F1056A | R5F1057A | R5F1058A |  |  |  |  |

#### Remark

The flash library uses RAM in self-programming and rewriting of the data flash memory.


The target products and start address of the RAM areas used by the flash library are shown below.

R5F105xA (x = 6, 7, 8): Start address FF900H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

# 1.2 Ordering Information

Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G11



| Pin<br>count | Package   | Ordering Part Number   |
|--------------|---|--|
| 20 pins      | 20-pin plastic LSSOP<br>(4.4 × 6.5 mm, 0.65 mm pitch) | R5F1056AGSP#30,R5F1056AASP#30<br>R5F1056AGSP#50,R5F1056AASP#50 |
| 24 pins      | 24-pin plastic HWQFN<br>(4 × 4 mm, 0.50 mm pitch)     | R5F1057AGNA#U0,R5F1057AANA#U0<br>R5F1057AGNA#W0,R5F1057AANA#W0 |
| 25 pins      | 25-pin plastic WFLGA<br>(3 × 3 mm, 0.50 mm pitch)     | R5F1058AGLA#U0,R5F1058AALA#U0<br>R5F1058AGLA#W0,R5F1058AALA#W0 |

Caution 1. For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G11.

Caution 2. The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.




<R>

# 1.3 Pin Configuration (Top View)

# 1.3.1 **20-pin products**

• 20-pin plastic LSSOP (4.4 × 6.5 mm, 0.65 mm pitch)




Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 to 3 (PIOR0 to PIOR3).

# 1.3.2 24-pin products

• 24-pin plastic HWQFN (4 × 4 mm, 0.5 mm pitch)




Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. It is recommended to connect an exposed die pad to Vss.
- **Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 to 3 (PIOR0 to PIOR3).

# 1.3.3 **25-pin products**

• 25-pin plastic WFLGA (3  $\times$  3 mm, 0.5 mm pitch)



|   | Α  | В   | С  | D   | E   |   |
|---|--|---|--|---|---|---|
| 5 | P40/TOOL0/TO03/(PC<br>LBUZ0)/SCK10/SCL10<br>/VCOUT0/VCOUT1/IN<br>TFO/(SCLA1) | P125/RESET/INTP9                                | P01/ANI16/INTP5/SO1<br>0/TxD1  | P20/ANI0/AVREFP/IV<br>REF1/(SO10/TXD1)                                    | P21/ANI1/AVREFM/IV<br>REF0  | 5 |
| 4 | P122/X2/EXCLK/(SI10<br>/RxD1)/(TI02)/INTP1                                   | P137/INTP0/SSI00/(TI<br>03)                     | P00/ANI17/PCLBUZ1/<br>TI03/(VCOUT1)/SI10/<br>RxD1/SDA10/(SDAA1)                    | P22/ANI2/PGAI/IVCM<br>P0  | P23/ANI3/ANO1/PGA<br>GND  | 4 |
| 3 | P121/X1/(TI01)/INTP2/<br>(SI01)  | VDD   | EVDD   | P33/ANI18/IVCMP1/(I<br>NTP11)/(SCLA1)                                     | P32/ANI19/SO11/(INT<br>P10)/(VCOUT1)/(SDA<br>A1)                            | 3 |
| 2 | REGC   | Vss   | P30/ANI21/KR1/TI00/T<br>O01/INTP3/SCK11/SC<br>L11/(TxD0)/PCLBUZ0/<br>TKBO1/(SDAA0) | P31/ANI20/KR0/TI01/T<br>O00/INTP4/TKBO0/(R<br>xD0)/SI11/SDA11/(SC<br>LA0) | P56/ANI22/KR2/SCK0<br>0/SCL00/(SO11)/INTP<br>10/(T003)/(INTFO)/SC<br>LA1    | 2 |
| 1 | P51/KR7/INTP8/(TI02)<br>/(TO02)/SCK01/SCL01<br>/(TxD0)                       | P52/KR6/INTP7/SI01/<br>SDA01/(RxD0)/(SDAA<br>0) | P53/KR5/INTP6/SO01/<br>SDAA0   | P54/KR4/SO00/TxD0/<br>TOOLTXD/(TI03)/(TO0<br>3)/SCLA0                     | P55/KR3/SI00/RxD0/S<br>DA00/TOOLRXD/TI02/<br>TO02/INTP11/(VCOUT<br>0)/SDAA1 | 1 |
|   | Α  | В   | С  | D   | E   |   |

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.


**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0 to 3 (PIOR0 to PIOR3).

#### 1.4 Pin Identification


ANI0 to ANI3, : Analog input PCLBUZ0, PCLBUZ1 : Programmable clock output/buzzer ANI16 to ANI22 output ANO1 **REGC** : Analog output : Regulator capacitance **AV**REFM : A/D converter reference RESET : Reset potential (- side) input RxD0, RxD1 : Receive data SCK00, SCK01 : Serial clock input/output **AV**REFP : A/D converter reference potential (+ side) input SCK10, SCK11 EVDD SCLA0, SCLA1 : Serial clock input/output : Power supply **EXCLK** SCL00, SCL01 : Serial clock output : External clock input (main system clock) SCL10, SCL11 INTP0 to INTP11 : External interrupt input SDAA0, SDAA1 : Serial data input/output INTFO : Interrupt Flag output SDA00, SDA01 : Serial data input/output IVCMP0, IVCMP1 : Comparator input SDA10, SDA11 IVREF0, IVREF1 : Comparator reference input SI00, SI01 : Serial data input KR0 to KR7 : Key return SI10, SI11 PGAI, PGAGND : PGA Input SO00, SO01 : Serial data output P00 to P01 : Port 0 SO10, SO11 P20 to P23 : Port 2 SSI00 : Serial interface chip select input P30 to P33 : Port 3 TI00 to TI03 : Timer input P40 : Port 4 TKBO0, TKBO1 : TMKB output P51 to P56 : Port 5 TO00 to TO03 : Timer output P121, P122, P125 : Port 12 TOOL0 : Data input/output for tool P137 : Port 13 TOOLRXD, TOOLTXD : Data input/output for external device TxD0, TxD1 : Transmit data VCOUT0, VCOUT1 : Comparator output VDD : Power supply Vss : Ground X1, X2 : Crystal oscillator (main system clock)

# 1.5 Block Diagram

# 1.5.1 **20-pin products**



# 1.5.2 24-pin, 25-pin products



# 1.6 Outline of Functions

This outline describes the functions at the time when Peripheral I/O redirection register 0 to 3 (PIOR0 to PIOR3) are set to 00H.

(1/2)

|                   | Item   | 20-pin   | 24-pin   | 25-pin   |  |  |
|-------------------|--|--|--|----------|--|--|
|                   | item   | R5F1056A   | R5F1057A   | R5F1058A |  |  |
| Code flash me     | emory (KB)   | 16 Kbytes  |  |          |  |  |
| Data flash me     | emory (KB)   |  | 2 Kbytes   |          |  |  |
| RAM               |  |  | 1.5 Kbytes   |          |  |  |
| Address space     | е  | 1 Mbytes   |  |          |  |  |
| Main system clock | High-speed system clock (fmx)                          |  | xternal main system clock input (E)<br>to 16 MHz: VDD = 2.4 to 2.7 V, 1 to | ,        |  |  |
|                   | High-speed on-chip oscillator clock (fiн) Max: 24 MHz  | HS (High-speed main) mode: 1 to HS (High-speed main) mode: 1 to  |  |          |  |  |
|                   | Middle-speed on-chip oscillator clock (fim) Max: 4 MHz | LS (Low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V),<br>LV (Low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V),<br>LP (Low-power main) mode: 1 MHz (VDD = 1.8 to 5.5 V)   |  |          |  |  |
| General-purpo     | ose register   | 8 bits × 32 registers (8 bits × 8 registers × 4 banks)   |  |          |  |  |
| Minimum instr     | ruction execution time                                 | 0.04167 μs (High-speed on-chip oscillator clock: fiн = 24 MHz operation)   |  |          |  |  |
|                   |  | 0.05 μs (High-speed system clock: fмx = 20 MHz operation)  |  |          |  |  |
| Instruction set   | t  | Data transfer (8/16 bits)  Adder and subtractor/logical operation (8/16 bits)  Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)  Multiplication and Accumulation (16 bits × 16 bits + 32 bits)  Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. |  |          |  |  |
| I/O port          | Total  | 17   | 21   |          |  |  |
|                   | CMOS I/O   | 13   | 17   | ,        |  |  |
|                   | CMOS input   |  | 4  |          |  |  |
| Timer             | 16-bit timer   | 4 channels   |  |          |  |  |
|                   | Watchdog timer   | 1 channel  |  |          |  |  |
|                   | Timer KB   | 1 channel  |  |          |  |  |
|                   | 12-bit interval timer                                  | 1 channel  |  |          |  |  |
|                   | 8/16-bit interval timer                                | 2 channels (8 bit)/1 channel (16 b   | it)  |          |  |  |
|                   | Timer output   |  | 6  |          |  |  |

Caution The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F105xA (x = 6, 7, 8): Start address FF900H

For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944).

(2/2)

|                          |                      | T 05 :  |  | (2/2)      |  |  |  |  |
|--------------------------|----------------------|---|--|------------|--|--|--|--|
| Item                     | 1                    | 20-pin  | 24-pin   | 25-pin     |  |  |  |  |
|                          |                      | R5F1056A R5F1057A R5F1058A  |  |            |  |  |  |  |
| Clock output/buzzer of   | output               |   | 2  |            |  |  |  |  |
|                          |                      |   | • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) |            |  |  |  |  |
| 10-bit resolution A/D    | External             | 10 channels 11 channels   |  |            |  |  |  |  |
| converter                | Internal             | 1 channel   | 1 channel 1 channel  |            |  |  |  |  |
| 8-bit D/A converter      | 1                    | 2 channels  | 2 channels   |            |  |  |  |  |
| Comparator (Window       | Comparator)          | 2 channels  |  |            |  |  |  |  |
| PGA                      |                      | 1 channel   |  |            |  |  |  |  |
| Data Operation Circuit   | it (DOC)             | Comparison, addition, and subtracti   | on of 16-bit data  |            |  |  |  |  |
| Serial interface         |                      | [20-pin products]   |  |            |  |  |  |  |
|                          |                      | CSI: 3 channel/UART: 2 channel/s [24-pin, 25-pin products]  CSI: 4 channels/UART: 2 channel   | •  |            |  |  |  |  |
|                          | I <sup>2</sup> C bus | 2 channels  | 2 channels   | 2 channels |  |  |  |  |
| Data transfer controlle  | er (DTC)             | 23 sources  | 24 sources   |            |  |  |  |  |
| Event link controller (I | ELC)                 | Event input: 17   | Event input: 18  |            |  |  |  |  |
|                          |                      | Event trigger output: 4   | vent trigger output: 4 Event trigger output: 4   |            |  |  |  |  |
| Vectored interrupt       | Internal             |   | 25   |            |  |  |  |  |
| sources                  | External             | 10  |  | 13         |  |  |  |  |
| Key interrupt            | •                    | 5   |  | 8          |  |  |  |  |
| Reset                    |                      | Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Internal reset by RAM parity error Internal reset by illegal-memory access              |  |            |  |  |  |  |
| Power-on-reset circui    | t                    | <ul> <li>Power-on-reset: 1.51 ± 0.04V (TA = -40 to +85°C)         <ul> <li>1.51 ± 0.06V (TA = +85 to +105°C)</li> </ul> </li> <li>Power-down-reset: 1.50 ± 0.04 V (TA = -40 to +85°C)         <ul> <li>1.51 ± 0.06V (TA = +85 to +105°C)</li> </ul> </li> </ul> |  |            |  |  |  |  |
| Voltage detector         | Power on             | 1.67 V to 4.06 V (14 stages)  |  |            |  |  |  |  |
|                          | Power down           | 1.63 V to 3.98 V (14 stages)  |  |            |  |  |  |  |
| On-chip debug function   | on                   | Provided (Disable to tracing)   |  |            |  |  |  |  |
| Power supply voltage     |                      | V <sub>DD</sub> = 1.6 to 5.5 V  |  |            |  |  |  |  |
| Operating ambient ter    | mperature            | T <sub>A</sub> = -40 to +85°C (Consumer applied   | •  |            |  |  |  |  |
|                          |                      | $T_A = -40 \text{ to } +105^{\circ}\text{C}$ (Industrial applied)   | cations)   |            |  |  |  |  |

# 2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications (TA = -40 to +85 °C)

R5F105xxAxx

G: When the products "G: Industrial applications ( $TA = -40 \text{ to } +105^{\circ}\text{C}$ )" is used in the range of  $TA = -40 \text{ to } +85^{\circ}\text{C}$ 

R5F105xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G11 User's Manual.
- Caution 3. The EVDD pin is not present on products with 24 or less pins. Accordingly, replace EVDD with VDD and the voltage condition  $1.6 \le \text{EVDD} \le 5.5 \text{ V}$  with  $1.6 \le \text{VDD} \le 5.5 \text{ V}$ .

# 2.1 Absolute Maximum Ratings

(1/2)

| Parameter              | Symbols         | Conditions                                       | Ratings  | Unit |
|------------------------|-----------------|--|--|------|
| Supply voltage         | Vdd, EVdd       | V <sub>DD</sub> ≤ EV <sub>DD</sub>               | -0.5 to + 6.5  | ٧    |
|                        | AVREFP          |  | 0.3 to V <sub>DD</sub> + 0.3 Note 2  | V    |
|                        | AVREFM          |  | -0.3 to V <sub>DD</sub> + 0.3 Note 2<br>and AV <sub>REFM</sub> ≤ AV <sub>REFP</sub>  | V    |
| REGC pin input voltage | VIREGC          | REGC   | -0.3 to + 2.8<br>and -0.3 to V <sub>DD</sub> + 0.3 Note 1                            | V    |
| Input voltage          | VI1             | P00, P01, P30 to P33, P40, and P51 to P56        | -0.3 to EVDD + 0.3<br>and -0.3 to VDD + 0.3 Note 2                                   | V    |
|                        | Vı2             | P20 to P23, P121, P122, P125, P137, EXCLK, RESET | -0.3 to V <sub>DD</sub> + 0.3 Note 2   | V    |
| Output voltage         | Vo <sub>1</sub> | P00, P01, P30 to P33, P40, and P51 to P56        | -0.3 to EVDD + 0.3<br>and -0.3 to VDD + 0.3 Note 2                                   | V    |
|                        | Vo2             | P20 to P23                                       | -0.3 to V <sub>DD</sub> + 0.3 Note 2   | V    |
| Analog input voltage   | VAI1            | ANI16 to ANI22                                   | -0.3 to EV <sub>DD</sub> + 0.3<br>and -0.3 to AV <sub>REF</sub> (+) + 0.3 Notes 2, 3 | V    |
|                        | VAI2            | ANI0 to ANI3                                     | -0.3 to V <sub>DD</sub> + 0.3<br>and -0.3 to AV <sub>REF</sub> (+) + 0.3 Notes 2, 3  | V    |

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- **Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

  That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

(2/2)

| Parameter            | Symbols |                   | Conditions             | Ratings     | Unit |
|----------------------|---------|-------------------|------------------------|-------------|------|
| Output current, high | Іон1    | Per pin           |                        | -40         | mA   |
|                      |         | Total of all pins | P00, P01, P40          | -70         | mA   |
|                      |         | -170 mA           | P30 to P33, P51 to P56 | -100        | mA   |
|                      | Іон2    | Per pin           | P20 to P23             | -0.5        | mA   |
|                      |         | Total of all pins |                        | -2          | mA   |
| Output current, low  | IOL1    | Per pin           |                        | 40          | mA   |
|                      |         | Total of all pins | P00, P01, P40          | 70          | mA   |
|                      |         | 170 mA            | P30 to P33, P51 to P56 | 100         | mA   |
|                      | lol2    | Per pin           | P20 to P23             | 1           | mA   |
|                      |         | Total of all pins |                        | 4           | mA   |
| Operating ambient    | TA      | In normal operat  | ion mode               | -40 to +85  | °C   |
| temperature          |         | In flash memory   | programming mode       |             |      |
| Storage temperature  | Tstg    |                   |                        | -65 to +150 | °C   |

#### Caution

Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark

#### 2.2 Oscillator Characteristics

#### 2.2.1 X1 characteristics

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Resonator                                | Resonator          | Conditions   | MIN. | TYP. | MAX. | Unit |
|--|--------------------|--|------|------|------|------|
| X1 clock oscillation frequency (fx) Note | Ceramic resonator/ | $2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$ | 1.0  |      | 20.0 | MHz  |
|  | crystal resonator  | $2.4~V \leq V_{DD} < 2.7~V$                                | 1.0  |      | 16.0 |      |
|  |                    | $1.8~V \leq V_{DD} < 2.4~V$                                | 1.0  |      | 8.0  |      |
|  |                    | $1.6~V \leq V_{DD} < 1.8~V$                                | 1.0  |      | 4.0  |      |

Note Indicates only permissible oscillator frequency ranges. Refer to 2.4 AC Characteristics for instruction execution time.

Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user.

Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to 6.4 System Clock Oscillator in the RL78/G11 User's Manual.

# 2.2.2 On-chip oscillator characteristics

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Oscillators  | Parameters | (  | Conditions                     | MIN.    | TYP.   | MAX. | Unit |
|--|------------|--|--------------------------------|---------|--------|------|------|
| High-speed on-chip oscillator clock frequency Notes 1, 2         | fıн        | $2.7 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ |                                | 1       |        | 24   | MHz  |
|  |            | $2.4~V \leq V_{DD} \leq$                           | 5.5 V                          | 1       |        | 16   |      |
|  |            | $1.8 \text{ V} \leq \text{V}_{DD} \leq$            | 5.5 V                          | 1       |        | 8    |      |
|  |            | $1.6~V \leq V_{DD} \leq$                           | 5.5 V                          | 1       |        | 4    |      |
| High-speed on-chip oscillator clock frequency accuracy           |            | TA = -20 to  | $1.8~V \leq V_{DD} \leq 5.5~V$ | -1      |        | 1    | %    |
|  |            | +85°C  | $1.6~V \leq V_{DD} < 1.8~V$    | -5      |        | 5    |      |
|  | 1          | TA = -40 to -20°C                                  | $1.8~V \leq V_{DD} \leq 5.5~V$ | -1.5    |        | 1.5  | %    |
|  |            |  | $1.6~V \leq V_{DD} < 1.8~V$    | -5.5    |        | 5.5  |      |
| Middle-speed on-chip oscillator oscillation frequency Note 2     | fıм        |  | •                              | 1       |        | 4    | MHz  |
| Middle-speed on-chip oscillator oscillation frequency accuracy   |            |  |                                | -12     |        | +12  | %    |
| Temperature drift of Middle-speed on-chip oscillator oscillation | DIMT       | $2.4 \text{ V} \leq \text{V}_{DD}$                 |                                |         | ± 0.05 |      | %/°C |
| frequency accuracy   |            | 1.8 V ≤ VDD < 2.4 V                                |                                | ± 0.075 |        |      |      |
| Voltage drift of Middle-speed on-chip oscillator oscillation     | Diм∨       | TA = 25°C  | $2.4~V \leq V_{DD}$            |         | 0.1    |      | %/V  |
| frequency accurac  |            |  | $1.8~V \leq V_{DD} < 2.4~V$    |         | 16     |      |      |
| Low-speed on-chip oscillator clock frequency Note 2              | fıL        |  | 1                              |         | 15     |      | kHz  |
| Low-speed on-chip oscillator clock frequency accuracy            |            |  |                                | -15     |        | +15  | %    |

**Note 1.** High-speed on-chip oscillator frequency is selected with bits 0 to 3 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to 2.4 AC Characteristics for instruction execution time.

### 2.3 DC Characteristics

#### 2.3.1 Pin characteristics

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD} = \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

(1/5)

| Items                          | Symbol | Conditions  |                                   | MIN. | TYP. | MAX.            | Unit |
|--------------------------------|--------|---|-----------------------------------|------|------|-----------------|------|
| Output current, high<br>Note 1 | Іон1   | Per pin for P00, P01, P30 to P33, P40, and P51 to P56 |                                   |      |      | -10.0<br>Note 2 | mA   |
|                                |        | Total of P00, P01, and P40                            | $4.0~V \leq EV_{DD} \leq 5.5~V$   |      |      | -55.0           | mA   |
|                                |        | (When duty ≤ 70% Note 3)                              | $2.7~V \leq EV_{DD} \leq 4.0~V$   |      |      | -10.0           | mA   |
|                                |        | Total of P30 to P33, and P51 to P56                   | 1.8 V ≤ EVDD < 2.7 V              |      |      | -5.0            | mA   |
|                                |        |   | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V  |      |      | -2.5            | mA   |
|                                |        |   | $4.0~V \leq EV_{DD} \leq 5.5~V$   |      |      | -80.0           | mA   |
|                                |        |   | $2.7~V \leq EV_{DD} \leq 4.0~V$   |      |      | -19.0           | mA   |
|                                |        |   | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V  |      |      | -10.0           | mA   |
|                                |        |   | 1.6 V ≤ EVDD < 1.8 V              |      |      | -5.0            | mA   |
|                                |        | Total of all pins<br>(When duty ≤ 70% Note 3)         |                                   |      |      | -135.0          | mA   |
|                                | Іон2   | Per pin for P20 to P23                                |                                   |      |      | -0.1<br>Note 2  | mA   |
|                                |        | Total of all pins (When duty $\le 70\%$ Note 3)       | $1.6~V \le V \text{DD} \le 5.5~V$ |      |      | -0.4            | mA   |

- Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.
- Note 2. Do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IOH = -10.0 mA Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P01, P20, P30 to P33, P40 and P51 to P56 do not output high level in N-ch open-drain mode.

(2/5)

| Items                         | Symbol | Conditions  |  | MIN. | TYP. | MAX.           | Unit |
|-------------------------------|--------|---|--|------|------|----------------|------|
| Output current, low<br>Note 1 | IOL1   | Per pin for P00, P01, P30 to P33, P40, and P51 to P56     |  |      |      | 20.0<br>Note 2 | mA   |
|                               |        | Total of P00, P01, and P40                                | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$   |      |      | 70.0           | mA   |
|                               |        | (When duty ≤ 70% Note 3)                                  | $2.7 \text{ V} \le \text{EV}_{DD} \le 4.0 \text{ V}$   |      |      | 15.0           | mA   |
|                               |        |   | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V                       |      |      | 9.0            | mA   |
|                               |        |   | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V                       |      |      | 4.5            | mA   |
|                               |        | Total of P30 to P33, and P51 to P56                       | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$   |      |      | 80.0           | mA   |
|                               |        | (When duty ≤ 70% Note 3)                                  | $2.7 \text{ V} \leq \text{EV}_{DD} \leq 4.0 \text{ V}$ |      |      | 35.0           | mA   |
|                               |        |   | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V                       |      |      | 20.0           | mA   |
|                               |        |   | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V                       |      |      | 10.0           | mA   |
|                               |        | Total of all pins<br>(When duty ≤ 70% Note 3)             |  |      |      | 150.0          | mA   |
|                               | IOL2   | Per pin for P20 to P23                                    |  |      |      | 0.4<br>Note 2  | mA   |
|                               |        | Total of all pins<br>(When duty ≤ 70% <sup>Note 3</sup> ) | $1.6~V \leq V_{DD} \leq 5.5~V$                         |      |      | 1.6            | mA   |

- Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.
- Note 2. Do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoL × 0.7)/(n × 0.01)

<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

(3/5)

| Items               | Symbol | Conditions  | MIN.  | TYP.     | MAX. | Unit             |   |
|---------------------|--------|---|---|----------|------|------------------|---|
| Input voltage, high | VIH1   | P00, P01, P30 to P33, P40, and P51 to P56               | Normal mode   | 0.8 EVDD |      | EVDD             | V |
|                     | VIH2   | P00, P30 to P32, P40, P51 to P56                        | TTL mode $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 2.2      |      | EVDD             | V |
|                     |        |   | TTL mode<br>3.3 V ≤ EV <sub>DD</sub> < 4.0 V                  | 2.0      |      | EV <sub>DD</sub> | V |
|                     |        |   | TTL mode<br>1.6 V ≤ EV <sub>DD</sub> < 3.3 V                  | 1.5      |      | EV <sub>DD</sub> | V |
|                     | VIH3   | P20 to P23 (digital input)                              |   | 0.7 Vdd  |      | VDD              | V |
|                     | VIH4   | P20 (SDAA0 input), P121, P122, P125, P137, EXCLK, RESET |   | 0.8 VDD  |      | VDD              | V |
| Input voltage, low  | VIL1   | P00, P01, P30 to P33, P40, and P51 to P56               | Normal mode   | 0        |      | 0.2 EVDD         | V |
|                     | VIL2   | P00, P30 to P32, P40, P51 to P56                        | TTL mode $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 0        |      | 0.8              | V |
|                     |        |   | TTL mode<br>3.3 V ≤ EV <sub>DD</sub> < 4.0 V                  | 0        |      | 0.5              | V |
|                     |        |   | TTL mode<br>1.6 V ≤ EV <sub>DD</sub> < 3.3 V                  | 0        |      | 0.32             | V |
|                     | VIH3   | P20 to P23 (digital input)                              |   | 0        |      | 0.3 VDD          | V |
|                     | VIH4   | P20 (SDAA0 input), P121, P122, RESET                    | P125, P137, EXCLK,  | 0        |      | 0.2 VDD          | V |

Caution The maximum value of V<sub>IH</sub> of pins P00, P01, P20, P30 to P33, P40 and P51 to P56 is V<sub>DD</sub> or EV<sub>DD</sub>, even in the N-ch open-drain mode.

(P20: VDD

P00, P01, P30-P33, P40, P51-P56: EVDD)

(Ta = -40 to +85°C, 1.6 V  $\leq$  EVDD = VDD  $\leq$  5.5 V, Vss = 0 V)

(4/5)

| Items                | Symbol | Cond                                      | litions   | MIN.       | TYP. | MAX. | Unit |
|----------------------|--------|---|---|------------|------|------|------|
| Output voltage, high | Vон1   | P00, P01, P30 to P33, P40, and P51 to P56 | 4.0 V ≤ EVDD ≤ 5.5 V,<br>IOH = -10.0 mA   | EVDD - 1.5 |      |      | V    |
|                      |        |   | $4.0 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$<br>IOH = -3.0 mA               | EVDD - 0.7 |      |      | ٧    |
|                      |        |   | $2.7 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$<br>IOH = -2.0 mA               | EVDD - 0.6 |      |      | ٧    |
|                      |        |   | 1.8 V ≤ EVDD ≤ 5.5 V<br>IOH = -1.5 mA   | EVDD - 0.5 |      |      | ٧    |
|                      |        |   | $1.6 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$<br>IOH = -1.0 mA               | EVDD - 0.5 |      |      | ٧    |
|                      | VOH2   | P20 to P23                                | $1.6~V \le V$ DD $\le 5.5~V$ , IOH = -100 $\mu$ A                                 | VDD - 0.5  |      |      | V    |
| Output voltage, low  | VOL1   | P00, P01, P30 to P33, P40, and P51 to P56 | $4.0 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$ $\text{IOL} = 20.0 \text{ mA}$ |            |      | 1.3  | V    |
|                      |        |   | $4.0 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$ $\text{IOL} = 8.5 \text{ mA}$  |            |      | 0.7  | V    |
|                      |        |   | $2.7 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$ $\text{IOL} = 3.0 \text{ mA}$  |            |      | 0.6  | V    |
|                      |        |   | $2.7 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$ $\text{IOL} = 1.5 \text{ mA}$  |            |      | 0.4  | V    |
|                      |        |   | $1.8 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$ $\text{IOL} = 0.6 \text{ mA}$  |            |      | 0.4  | ٧    |
|                      |        |   | $1.6 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$ $\text{IOL} = 0.3 \text{ mA}$  |            |      | 0.4  | ٧    |
|                      | VOL2   | P20 to P23                                | $1.6~V \leq V_{DD} \leq 5.5~V,$ $I_{OL} = 400~\mu A$                              |            |      | 0.4  | ٧    |

Caution P00, P01, P20, P30 to P33, P40 and P51 to P56 do not output high level in N-ch open-drain mode.

(5/5)

| Items                       | Symbol | Cond   | itions       |                                       | MIN. | TYP. | MAX. | Unit |
|-----------------------------|--------|--|--------------|---------------------------------------|------|------|------|------|
| Input leakage current, high | ILIH1  | P00, P01, P30 to P33, P40, and P51 to P56      | Vi = EVDD    |                                       |      |      | 1    | μА   |
|                             | ILIH2  | P20 to P23, P125, P137, RESET                  | VI = VDD     |                                       |      |      | 1    | μА   |
|                             | Ішнз   | P121, P122, X1, X2, EXCLK                      | VI = VDD     | In input port or external clock input |      |      | 1    | μА   |
|                             |        |  |              | In resonator connection               |      |      | 10   | μА   |
| Input leakage current, low  | ILIL1  | P00, P01, P30 to P33, P40, and P51 to P56      | VI = VSS     |                                       |      |      | -1   | μА   |
|                             | ILIL2  | P20 to P23, P125, P137, RESET                  | Vı = Vss     |                                       |      |      | -1   | μА   |
|                             | ILIL3  | P121, P122, X1, X2, EXCLK                      | Vı = Vss     | In input port or external clock input |      |      | -1   | μА   |
|                             |        |  |              | In resonator connection               |      |      | -10  | μА   |
| On-chip pull-up resistance  | Ru     | P00, P01, P30 to P33, P40, P51<br>to P56, P125 | Vı = Vss, In | input port                            | 10   | 20   | 100  | kΩ   |

# 2.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

(1/4)

| Parameter      | Symbol           |                     |                                |                                | Conditions                        |                         |                      | MIN.           | TYP.        | MAX.        | Unit                           |                         |                   |  |     |     |  |
|----------------|------------------|---------------------|--------------------------------|--------------------------------|-----------------------------------|-------------------------|----------------------|----------------|-------------|-------------|--------------------------------|-------------------------|-------------------|--|-----|-----|--|
| Supply current | I <sub>DD1</sub> | Operating           | Basic                          | HS (high-speed main)           | fHOCO = 48 MHzNote 3              | V <sub>DD</sub> = 5.0 V |                      |                | 1.7         |             | mA                             |                         |                   |  |     |     |  |
| Note 1         |                  | mode                | operation                      | mode                           | f <sub>IH</sub> = 24 MHz Note 3   | V <sub>DD</sub> = 3.0 V |                      |                | 1.7         |             |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                | fHOCO = 24 MHzNote 3              | V <sub>DD</sub> = 5.0 V |                      |                | 1.4         |             |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                | f <sub>IH</sub> = 24 MHz Note 3   | V <sub>DD</sub> = 3.0 V |                      |                | 1.4         |             |                                |                         |                   |  |     |     |  |
|                |                  |                     | Normal                         | HS (high-speed main)           | fHOCO = 48 MHzNote 3              | V <sub>DD</sub> = 5.0 V |                      |                | 3.5         | 6.9         | mA                             |                         |                   |  |     |     |  |
|                |                  |                     | operation                      | mode                           | f <sub>IH</sub> = 24 MHz Note 3   | V <sub>DD</sub> = 3.0 V |                      |                | 3.5         | 6.9         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                | fHOCO = 24 MHz <sup>Note 3</sup>  | V <sub>DD</sub> = 5.0 V |                      |                | 3.2         | 6.3         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                | f <sub>IH</sub> = 24 MHz Note 3   | V <sub>DD</sub> = 3.0 V |                      |                | 3.2         | 6.3         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                | fHOCO = 16 MHzNote 3              | V <sub>DD</sub> = 5.0 V |                      |                | 2.4         | 4.6         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                | fiH = 16 MHz Note 3               | V <sub>DD</sub> = 3.0 V | 0 V                  |                | 2.4         | 4.6         |                                |                         |                   |  |     |     |  |
|                |                  |                     | Normal                         | LS (low-speed main)            | fHOCO = 24 MHz <sup>Note 3</sup>  | V <sub>DD</sub> = 3.0 V |                      |                | 1.1         | 2.0         | mA                             |                         |                   |  |     |     |  |
|                |                  |                     | operation                      | mode<br>(MCSEL = 0)            | f <sub>IH</sub> = 8 MHz Note 3    | V <sub>DD</sub> = 2.0 V |                      |                | 1.1         | 2.0         |                                |                         |                   |  |     |     |  |
|                |                  |                     | Normal                         | LS (low-speed main)            | f <sub>IH</sub> = 4 MHz Note 3    | V <sub>DD</sub> = 3.0 V |                      |                | 0.72        | 1.3         | mA                             |                         |                   |  |     |     |  |
|                |                  |                     | operation                      | mode (MACOSI 4)                |                                   | V <sub>DD</sub> = 2.0 V |                      |                | 0.72        | 1.3         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                | (MCSEL = 1)                    | f <sub>IM</sub> = 4 MHz Note 6    | V <sub>DD</sub> = 3.3 V |                      |                | 0.58        | 1.1         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                | V <sub>DD</sub> = 3.0 V           |                         |                      | 0.58           | 1.1         |             |                                |                         |                   |  |     |     |  |
|                |                  | Normal              | LV (low-voltage main)          | f <sub>IH</sub> = 4 MHz Note 3 | V <sub>DD</sub> = 3.0 V           |                         |                      | 1.2            | 1.8         | mA          |                                |                         |                   |  |     |     |  |
|                | operation        | mode                | V <sub>DD</sub> = 2.0 V        |                                |                                   |                         | 1.2                  | 1.8            |             |             |                                |                         |                   |  |     |     |  |
|                | Normal           | LP (low-power main) | f <sub>IH</sub> = 1 MHz Note 3 | V <sub>DD</sub> = 3.0 V        |                                   |                         | 290                  | 480            | μА          |             |                                |                         |                   |  |     |     |  |
|                |                  | operation           | mode<br>(MCSEL = 1)            |                                | V <sub>DD</sub> = 2.0 V           |                         |                      | 290            | 480         |             |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                | (WCSEL - 1)                    | f <sub>IM</sub> = 1 MHz Note 6    | V <sub>DD</sub> = 3.0 V |                      |                | 124         | 230         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                |                                   | V <sub>DD</sub> = 2.0 V |                      |                | 124         | 230         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                | , , ,                          | f <sub>MX</sub> = 20 MHz Note 2   | V <sub>DD</sub> = 5.0 V | Square wave input    |                | 2.7         | 5.3         | mA                             |                         |                   |  |     |     |  |
|                |                  |                     | operation                      |                                |                                   |                         | Resonator connection |                | 2.8         | 5.5         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                |                                   | V <sub>DD</sub> = 3.0 V | Square wave input    |                | 2.7         | 5.3         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                |                                   |                         | Resonator connection |                | 2.8         | 5.5         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                | f <sub>MX</sub> = 10 MHz Note 2   | V <sub>DD</sub> = 5.0 V | Square wave input    |                | 1.8         | 3.1         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                |                                   |                         | Resonator connection |                | 1.9         | 3.2         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                |                                   | V <sub>DD</sub> = 3.0 V | Square wave input    |                | 1.8         | 3.1         |                                |                         |                   |  |     |     |  |
|                |                  |                     |                                |                                |                                   |                         | Resonator connection |                | 1.9         | 3.2         |                                |                         |                   |  |     |     |  |
|                |                  |                     | Normal                         | LS (low-speed main)            | f <sub>MX</sub> = 8 MHz Note 2    | V <sub>DD</sub> = 3.0 V | Square wave input    |                | 0.9         | 1.9         | mA                             |                         |                   |  |     |     |  |
|                |                  |                     | operation                      | mode                           |                                   |                         | Resonator connection |                | 1.0         | 2.0         |                                |                         |                   |  |     |     |  |
|                |                  |                     | Normal                         | (MCSEL = 0)                    | (MCSEL = 0)                       | (MCSEL = 0)             | (MCSEL = 0)          | al (MCSEL = 0) | (MCSEL = 0) | (MCSEL = 0) | f <sub>MX</sub> = 8 MHz Note 2 | V <sub>DD</sub> = 2.0 V | Square wave input |  | 0.9 | 1.9 |  |
|                |                  |                     | operation                      |                                |                                   |                         | Resonator connection |                | 1.0         | 2.0         |                                |                         |                   |  |     |     |  |
|                |                  |                     | Normal                         | LS (low-speed main)            | f <sub>MX</sub> = 4 MHz Note 2    | V <sub>DD</sub> = 3.0 V | Square wave input    |                | 0.6         | 1.1         | mA                             |                         |                   |  |     |     |  |
|                |                  | operation           | mode                           |                                |                                   | Resonator connection    |                      | 0.6            | 1.2         |             |                                |                         |                   |  |     |     |  |
|                |                  | Normal              | (MCSEL = 1)                    | f <sub>MX</sub> = 4 MHz Note 2 | V <sub>DD</sub> = 2.0 V           | Square wave input       |                      | 0.6            | 1.1         |             |                                |                         |                   |  |     |     |  |
|                |                  | operation           |                                |                                |                                   | Resonator connection    |                      | 0.6            | 1.2         |             |                                |                         |                   |  |     |     |  |
|                |                  | Normal              | Normal                         | LP (low-power main)            | f <sub>MX</sub> = 1 MHz Note 2    | V <sub>DD</sub> = 3.0 V | Square wave input    |                | 100         | 190         | μА                             |                         |                   |  |     |     |  |
|                |                  |                     | operation                      | mode (MCSEL = 1)               | IMA = TIVITIZ                     | . vou = 3.0 V           | Resonator connection |                | 145         | 250         |                                |                         |                   |  |     |     |  |
|                |                  |                     | Normal                         |                                | f <sub>MX</sub> = 1 MHz Note 2 Vc | V <sub>DD</sub> = 2.0 V | Square wave input    |                | 100         | 190         |                                |                         |                   |  |     |     |  |
|                |                  |                     | operation                      |                                | IMX = 1 IVITIZ NOC Z              | V 55 - 2.0 V            | Resonator connection |                | 145         | 250         |                                |                         |                   |  |     |     |  |

(Notes and Remarks are listed on the next page.)

(2/4)

| Parameter                | Symbol           |                |                  | MIN.      | TYP.  | MAX.             | Unit |  |     |     |    |
|--------------------------|------------------|----------------|------------------|-----------|---|------------------|------|--|-----|-----|----|
| Supply current<br>Note 1 | I <sub>DD1</sub> | Operating mode | Normal operation | clock     | fiL = 15 kHz, T <sub>A</sub> = -40°C Note 5 | Normal operation |      |  | 1.8 | 5.9 | μА |
|                          |                  |                |                  | operation | fiL = 15 kHz, T <sub>A</sub> = +25°C Note 5 | Normal operation |      |  | 1.9 | 5.9 |    |
|                          |                  |                |                  |           | fiL = 15 kHz, T <sub>A</sub> = +85°C Note 5 | Normal operation |      |  | 2.3 | 8.7 |    |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- **Note 2.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- **Note 3.** When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 4. When the high-speed system clock is stopped.
- Note 5. When the high-speed system clock, high-speed on-chip oscillator clock and middle-speed on-chip oscillator clock are stopped.
- **Note 6.** When the high-speed system clock, high-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(3/4)

| Parameter      | Symbol                    |                                 |   | Conditions   |   |                      | MIN. | TYP. | MAX. | Unit |
|----------------|---------------------------|---------------------------------|---|--|---|----------------------|------|------|------|------|
| Supply current | I <sub>DD2</sub>          | HALT                            | HS (high-speed main) mode                   | fHOCO = 48 MHzNote 4                                   | V <sub>DD</sub> = 5.0 V                   |                      |      | 0.59 | 2.43 | mA   |
| Note 1         | Note 2                    | mode                            |   | f <sub>IH</sub> = 24 MHz Note 4                        | V <sub>DD</sub> = 3.0 V                   |                      |      | 0.59 | 2.43 |      |
|                |                           |                                 |   | fHOCO = 24 MHzNote 4                                   | V <sub>DD</sub> = 5.0 V                   |                      |      | 0.41 | 1.83 |      |
|                |                           |                                 |   | f <sub>IH</sub> = 24 MHz Note 4                        | V <sub>DD</sub> = 3.0 V                   |                      |      | 0.41 | 1.83 |      |
|                |                           |                                 |   | fHOCO = 16 MHzNote 4                                   | V <sub>DD</sub> = 5.0 V                   |                      |      | 0.39 | 1.38 |      |
|                |                           |                                 |   | fin = 16 MHz Note 4,                                   | V <sub>DD</sub> = 3.0 V                   |                      |      | 0.39 | 1.38 |      |
|                |                           |                                 | LS (low-speed main) mode                    | f <sub>IH</sub> = 8 MHz Note 4 V <sub>DD</sub> = 3.0 V |   |                      |      | 250  | 710  | μΑ   |
|                |                           |                                 | (MCSEL = 0)                                 |  | V <sub>DD</sub> = 2.0 V                   |                      |      | 250  | 710  |      |
|                |                           |                                 | LS (low-speed main) mode                    | f <sub>IH</sub> = 4 MHz Note 4                         | V <sub>DD</sub> = 3.0 V                   |                      |      | 204  | 400  | μА   |
|                |                           |                                 | (MCSEL = 1)                                 |  | $V_{DD} = 2.0 \text{ V}$                  |                      |      | 204  | 400  |      |
|                |                           |                                 |   | f <sub>IM</sub> = 4 MHz Note 6                         | V <sub>DD</sub> = 3.0 V                   |                      |      | 43   | 250  |      |
|                |                           |                                 |   |  | $V_{DD} = 2.0 \text{ V}$                  |                      |      | 43   | 250  |      |
|                |                           |                                 | LV (low-voltage main) mode                  | f <sub>IH</sub> = 4 MHz Note 4                         | V <sub>DD</sub> = 3.0 V                   |                      |      | 450  | 700  | mA   |
|                |                           |                                 |   |  | $V_{DD} = 2.0 \text{ V}$                  |                      |      | 450  | 700  |      |
|                |                           |                                 | LP (low-power main) mode                    | f <sub>IH</sub> = 1 MHz Note 4                         | V <sub>DD</sub> = 3.0 V                   |                      |      | 192  | 400  | μА   |
|                |                           | (MCSEL = 1)                     |   |  | $V_{DD} = 2.0 \text{ V}$                  |                      |      | 192  | 400  |      |
|                |                           |                                 |   | f <sub>IM</sub> = 1 MHz Note 6                         | V <sub>DD</sub> = 3.0 V                   |                      |      | 28   | 100  |      |
|                |                           |                                 | $V_{DD} = 2.0 \text{ V}$                    |  |   | 28                   | 100  |      |      |      |
|                | HS (high-speed main) mode | f <sub>MX</sub> = 20 MHz Note 3 | V <sub>DD</sub> = 5.0 V                     | Square wave input                                      |   | 0.20                 | 1.55 | mA   |      |      |
|                |                           |                                 |   | Resonator connection                                   |   | 0.40                 | 1.74 |      |      |      |
|                |                           |                                 |   |  | $V_{DD} = 3.0 \text{ V}$                  | Square wave input    |      | 0.20 | 1.55 |      |
|                |                           |                                 |   |  |   | Resonator connection |      | 0.40 | 1.74 |      |
|                |                           |                                 |   | f <sub>MX</sub> = 10 MHz Note 3                        | V <sub>DD</sub> = 5.0 V                   | Square wave input    |      | 0.15 | 0.86 |      |
|                |                           |                                 |   |  |   | Resonator connection |      | 0.30 | 0.93 |      |
|                |                           |                                 |   |  | V <sub>DD</sub> = 3.0 V Square wave inp   |                      |      | 0.15 | 0.86 | ]    |
|                |                           |                                 |   |  |   | Resonator connection |      | 0.30 | 0.93 |      |
|                |                           |                                 | LS (low-speed main) mode                    | f <sub>MX</sub> = 8 MHz Note 3                         | V <sub>DD</sub> = 3.0 V Square wave input |                      |      | 68   | 550  | μА   |
|                |                           |                                 | (MCSEL = 0)                                 |  |   | Resonator connection |      | 125  | 590  |      |
|                |                           |                                 |   | f <sub>MX</sub> = 8 MHz Note 3                         | $V_{DD} = 2.0 \text{ V}$                  | Square wave input    |      | 68   | 550  |      |
|                |                           |                                 |   |  |   | Resonator connection |      | 125  | 590  |      |
|                |                           |                                 | LS (low-speed main) mode                    | f <sub>MX</sub> = 4 MHz Note 3                         | V <sub>DD</sub> = 3.0 V                   | Square wave input    |      | 23   | 128  | μА   |
|                |                           |                                 | (MCSEL = 1)                                 |  |   | Resonator connection |      | 65   | 200  |      |
|                |                           |                                 |   | f <sub>MX</sub> = 1 MHz Note 3                         | $V_{DD} = 2.0 \text{ V}$                  | Square wave input    |      | 23   | 128  |      |
|                |                           |                                 |   |  |   | Resonator connection |      | 65   | 200  |      |
|                |                           | LP (low-power main) mode        | f <sub>MX</sub> = 4 MHz Note 3              | V <sub>DD</sub> = 3.0 V                                | Square wave input                         |                      | 10   | 64   | μА   |      |
|                |                           | (MCSEL = 1)                     |   |  | Resonator connection                      |                      | 59   | 150  |      |      |
|                |                           |                                 | f <sub>MX</sub> = 1 MHz Note 3              | V <sub>DD</sub> = 2.0 V                                | Square wave input                         |                      | 10   | 64   |      |      |
|                |                           |                                 |   | Resonator connection                                   |   |                      | 59   | 150  |      |      |
|                |                           | Subsystem clock operation       | fiL = 15 kHz, T <sub>A</sub> = -40°C Note 5 |  |   |                      | 0.48 | 1.22 | μА   |      |
|                |                           |                                 | fiL = 15 kHz, T <sub>A</sub> = +25°C Note 5 |  |   |                      | 0.55 | 1.22 | ]    |      |
|                |                           |                                 | fiL = 15 kHz, T <sub>A</sub> = +85°C Note 5 |  |   |                      | 0.80 | 3.30 | 1    |      |

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. When the HALT instruction is executed in the flash memory.
- **Note 3.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- **Note 4.** When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- Note 5. When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and high-speed system clock are stopped.
- **Note 6.** When the high-speed system clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(4/4)

| Parameter      | Symbol |           | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------|--------|-----------|------------|------|------|------|------|
| Supply current | IDD3   | STOP mode | TA = -40°C |      | 0.19 | 0.51 | μА   |
| Note 1         | Note 2 | Note 3    | TA = +25°C |      | 0.25 | 0.51 |      |
|                |        |           | TA = +50°C |      | 0.28 | 1.10 |      |
|                |        |           | TA = +70°C |      | 0.38 | 1.90 |      |
|                |        |           | TA = +85°C |      | 0.60 | 3.30 |      |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- **Note 2.** The values do not include the current flowing into the 12-bit interval timer and watchdog timer.
- **Note 3.** For the setting of the current values when operating the subsystem clock in STOP mode, see the current values when operating the subsystem clock in HALT mode.

Peripheral Functions (Common to all products)

# (TA = -40 to +85°C, 1.6 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

| Parameter   | Symbol                          |  | Conditions  | MIN. | TYP. | MAX.  | Unit |
|---|---------------------------------|--|---|------|------|-------|------|
| Low-speed on-chip oscillator operating current          | I <sub>FIL</sub> Note 1         |  |   |      | 0.20 |       | μА   |
| 12-bit interval timer operating current                 | I <sub>TMKA</sub> Notes 1, 3, 4 | fil = 15 kHz<br>fmain stopped (per unit)   |   |      | 0.02 |       | μА   |
| 8-bit interval timer operating current                  | Ітмт                            | fil = 15 kHz   | 8-bit counter mode × 2-channel operation                        |      | 0.04 |       | μА   |
| Notes 1, 9  |                                 | fmain stopped (per unit)   | 16-bit counter mode operation                                   |      | 0.03 |       | μА   |
| Watchdog timer operating current                        | I <sub>WDT</sub> Notes 1, 3, 5  | fil = 15 kHz<br>fmain stopped (per unit)   |   | 0.22 |      | μА    |      |
| A/D converter operating current                         | I <sub>ADC</sub> Notes 1, 6     | During maximum-speed   | Normal mode, AV <sub>VREFP</sub> = V <sub>DD</sub> = 5.0 V      |      | 1.3  | 1.7   | mA   |
|   |                                 | conversion   | Low voltage mode, AV <sub>VREFP</sub> = V <sub>DD</sub> = 3.0 V |      | 0.5  | 0.7   | mA   |
| Internal reference voltage (1.45 V) current Notes 1, 10 | ladref                          |  |   | 85.0 |      | μА    |      |
| Temperature sensor operating current                    | I <sub>TMPS</sub> Note 1        |  |   |      | 85.0 |       | μА   |
| D/A converter operating current                         | I <sub>DAC</sub> Note 1         | Per channel  |   |      |      | 1.5   | mA   |
| PGA operating current                                   | I <sub>PGA</sub> Notes 1, 2     |  |   |      | 480  | 700   | μА   |
| Comparator operating current                            | I <sub>CMP</sub> Note 8         | V <sub>DD</sub> = 5.0 V,<br>Regulator output voltage                             | Comparator high-speed mode<br>Window mode                       |      | 12.5 |       | μА   |
|   |                                 | V <sub>DD</sub> = 5.0 V, Regulator output voltage = 1.8 V                        | Comparator low-speed mode<br>Window mode                        |      | 3.0  |       |      |
|   |                                 |  | Comparator high-speed mode<br>Standard mode                     |      | 6.5  |       |      |
|   |                                 |  | Comparator low-speed mode<br>Standard mode                      |      | 1.9  |       |      |
|   |                                 |  | Comparator high-speed mode<br>Window mode                       |      | 8.0  |       |      |
|   |                                 |  | Comparator low-speed mode<br>Window mode                        |      | 2.2  |       |      |
|   |                                 |  | Comparator high-speed mode<br>Standard mode                     |      | 4.0  |       |      |
|   |                                 |  | Comparator low-speed mode<br>Standard mode                      |      | 1.3  |       |      |
| LVD operating current                                   | I <sub>LVD</sub> Notes 1, 7     |  |   |      | 0.10 |       | μА   |
| Self-programming operating current                      | IFSP Notes 1, 12                |  |   |      | 2.0  | 12.20 | mA   |
| BGO current   | IBGO Notes 1, 11                |  |   |      | 2.0  | 12.20 | mA   |
| SNOOZE operating current                                | ISNOZ Note 1                    | ADC operation  | Mode transition Note 13   |      | 0.50 | 0.60  | mA   |
|   |                                 | fih = 24 MHz,<br>AVREFP = VDD =3.0 V   | The A/D conversion operations are performed                     |      | 1.20 | 1.44  | mA   |
|   |                                 | CSI/UART operation fin = 2   | 24 MHz  |      | 0.70 | 0.84  | mA   |
|   | ISNOZM Note 1                   | ADC operation  | Mode transition Note 13   |      | 0.05 | 0.08  | mA   |
|   |                                 | fim = 4 MHz,<br>AVREFP = VDD = 3.0 V The A/D conversion operations are performed |   |      | 0.67 | 0.78  | mA   |
|   |                                 | CSI operation, fim = 4 MHz   | :   |      | 0.06 | 0.08  | mA   |

(Notes and Remarks are listed on the next page.)

- Note 1. Current flowing to VDD.
- Note 2. Operable range is 2.7 to 5.5 V.
- **Note 3.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and high-speed system clock are stopped.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).

  The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 9. Current flowing only to the 8-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 8-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- Note 10. Current consumed by generating the internal reference voltage (1.45 V).
- Note 11. Current flowing during programming of the data flash.
- Note 12. Current flowing during self-programming.
- Note 13. For transition time to the SNOOZE mode, see 24.3.3 SNOOZE mode in the RL78/G11 User's Manual.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fclk: CPU/peripheral hardware clock frequency
- Remark 3. Temperature condition of the TYP. value is TA = 25°C

# 2.4 AC Characteristics

# (TA = -40 to +85°C, 1.6 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(1/2)

| Items                                    | Symbol                        |  | Conditions                 |   | MIN.           | TYP. | MAX. | Unit |
|--|-------------------------------|--|----------------------------|---|----------------|------|------|------|
| Instruction cycle                        | Tcy                           | Main system clock                                  | HS (high-speed main)       | $2.7~V \leq V_{DD} \leq 5.5~V$                                      | 0.04167        |      | 1    | μS   |
| (minimum instruction                     |                               | (fmain) operation                                  | mode                       | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                                     | 0.0625         |      | 1    | μS   |
| execution time)                          |                               |  | LS (low-speed main) mode   | $1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$<br>PMMC. MCSEL = 0 | 0.125          |      | 1    | μS   |
|  |                               |  |                            | 1.8 V ≤ VDD ≤ 5.5 V<br>PMMC. MCSEL = 1                              | 0.25           |      | 1    |      |
|  |                               |  | LP (low-power main) mode   | $1.8~V \le VDD \le 5.5~V$   |                | 1    |      | μS   |
|  |                               |  | LV (low-voltage main) mode | $1.6~V \le V \text{DD} \le 5.5~V$                                   | 0.25           |      | 1    | μS   |
|  |                               | Subsystem clock (fsub) operation                   | fiL                        | 1.8 V ≤ VDD ≤ 5.5 V   |                | 66.7 |      | μS   |
|  |                               | In the self-                                       | HS (high-speed main)       | $2.7~V \leq V_{DD} \leq 5.5~V$                                      | 0.04167        |      | 1    | μS   |
|  |                               | mode   | mode                       | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                                     | 0.0625         |      | 1    | μS   |
|  |                               | mode   | LS (low-speed main) mode   | 1.8 V ≤ VDD ≤ 5.5 V   | 0.125          |      | 1    | μS   |
|  |                               |  | LV (low-voltage main) mode | $1.8~V \le VDD \le 5.5~V$   | 0.25           |      | 1    | μS   |
| External system                          | fEX                           | $2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$ | /                          | 1   | 1              |      | 20   | MHz  |
| clock frequency                          |                               | 2.4 V ≤ V <sub>DD</sub> <2.7 V                     |                            |   | 1              |      | 16   | MHz  |
|  |                               | 1.8 V ≤ V <sub>DD</sub> <2.4 V                     | ,                          |   | 1              |      | 8    | MHz  |
|  |                               | 1.6 V ≤ V <sub>DD</sub> <1.8 V                     | ,                          |   | 1              |      | 4    | MHz  |
| External system                          | texH,                         | $2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$ | /                          |   | 24             |      |      | ns   |
| clock input high-/low-                   | texL                          | 2.4 V ≤ V <sub>DD</sub> <2.7 V                     |                            |   | 30             |      |      | ns   |
| level width                              |                               | 1.8 V ≤ V <sub>DD</sub> <2.4 V                     | 60                         |   |                | ns   |      |      |
|  |                               | 1.6 V ≤ V <sub>DD</sub> <1.8 V                     | 120                        |   |                | ns   |      |      |
| TI00 to TI03 input high-/low-level width | ttih,<br>ttil <sup>Note</sup> |  |                            |   | 1/fмск +<br>10 |      |      | ns   |

**Note** Following conditions must be satisfied on low level interface of EVDD < VDD.

 $1.8 \text{ V} \le \text{EVdd} \le 2.7 \text{ V}$ : MIN. 125 ns  $1.6 \text{ V} \le \text{EVdd} < 1.8 \text{ V}$ : MIN. 250 ns

Remark fMCK: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 3))

(2/2)


| Items                                 | Symbol | Condition                  | ıs  | MIN. | TYP. | MAX. | Unit |
|---------------------------------------|--------|----------------------------|---|------|------|------|------|
| TO00 to TO03, TKBO0, and              | fто    | HS (high-speed main) mode  | $4.0 \text{ V} \leq \text{EVDD} \leq 5.5 \text{ V}$ |      |      | 12   | MHz  |
| TKBO1 output frequency Note           |        |                            | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V                    |      |      | 8    |      |
|                                       |        |                            | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V                    |      |      | 4    |      |
|                                       |        |                            | 1.6 V ≤ EVDD ≤ 1.8 V                                |      |      | 2    |      |
|                                       |        | LS (low-speed main) mode   | 1.8 V ≤ EVDD ≤ 5.5 V                                |      |      | 4    |      |
|                                       |        |                            | 1.6 V ≤ EVDD ≤ 1.8 V                                |      |      | 2    |      |
|                                       |        | LP (low-power main) mode   | 1.8 V ≤ EVDD ≤ 5.5 V                                |      |      | 0.5  |      |
|                                       |        | LV (low-voltage main) mode | $1.6 \text{ V} \le \text{EVDD} \le 5.5 \text{ V}$   |      |      | 2    |      |
| PCLBUZ0, PCLBUZ1 output               | fPCL   | HS (high-speed main) mode  | $4.0~V \le EV_{DD} \le 5.5~V$                       |      |      | 16   | MHz  |
| frequency                             |        |                            | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V                    |      |      | 8    |      |
|                                       |        |                            | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V                    |      |      | 4    |      |
|                                       |        |                            | 1.6 V ≤ EV <sub>DD</sub> ≤ 1.8 V                    |      |      | 2    |      |
|                                       |        | LS (low-speed main) mode   | $1.8 \text{ V} \le \text{EVdd} \le 5.5 \text{ V}$   |      |      | 4    |      |
|                                       |        |                            | 1.6 V ≤ EV <sub>DD</sub> ≤ 1.8 V                    |      |      | 2    |      |
|                                       |        | LP (low-power main) mode   | $1.6 \text{ V} \le \text{EVdd} \le 5.5 \text{ V}$   |      |      | 1    |      |
|                                       |        | LV (low-voltage main) mode | 1.8 V ≤ EVDD ≤ 5.5 V                                |      |      | 4    |      |
|                                       |        |                            | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V                    |      |      | 2    |      |
| Interrupt input high-/low-level width | tinth, | INTP0 to INTP11            | $1.6~V \le EV_{DD}, V_{DD} \le 5.5~V$               | 1    |      |      | μS   |
| Key interrupt input low-level width   | tkr    | KR0 to KR7                 | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V                    | 250  |      |      | ns   |
|                                       |        |                            | 1.6 V ≤ EV <sub>DD</sub> < 1.8 V                    | 1    |      |      | μS   |
| RESET low-level width                 | trsl   |                            |   | 10   |      |      | μS   |

Note When duty is 50 %.


# **AC Timing Test Points**




# External System Clock Timing




# TI/TO Timing







# Interrupt Request Input Timing



# Key Interrupt Input Timing




# RESET Input Timing



# 2.5 Peripheral Functions Characteristics

**AC Timing Test Points** 



# 2.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

#### When P01, P30, P31 and P54 are used as TxDq pins

 $(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EVDD \le VDD \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

| Parameter     | Symbol | Conditions  |      | HS (high-speed main) Mode |      | LS (low-speed main)  Mode |      | ower main)<br>ode | LV (low-voltage main)<br>Mode |        | Unit |
|---------------|--------|---|------|---------------------------|------|---------------------------|------|-------------------|-------------------------------|--------|------|
|               |        |   | MIN. | MAX.                      | MIN. | MAX.                      | MIN. | MAX.              | MIN.                          | MAX.   |      |
| Transfer rate |        | $2.7~V \leq EV_{DD} \leq 5.5V$                                    |      | fмск/6                    |      | fмск/6                    |      | fмск/6            |                               | fмск/6 | bps  |
| Note 1, 2     |        | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 |      | 4.0                       |      | 1.3                       |      | 0.1               |                               | 0.6    | Mbps |
|               |        | 1.8 V ≤ EVDD ≤ 5.5 V  |      | fмск/6                    |      | fмск/6                    |      | fмск/6            |                               | fмск/6 | bps  |
|               |        | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 |      | 4.0                       |      | 1.3                       |      | 0.1               |                               | 0.6    | Mbps |
|               |        | 1.7 V ≤ EVDD ≤ 5.5 V  |      | fмск/6                    |      | fмск/6                    |      | fмск/6            |                               | fмск/6 | bps  |
|               |        | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 |      | 4.0                       |      | 1.3                       |      | 0.1               |                               | 0.6    | Mbps |
|               |        | 1.6 V ≤ EVDD ≤ 5.5 V  | -    | _                         |      | fмск/6                    |      | fмск/6            |                               | fмск/6 | bps  |
|               |        | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | -    | _                         |      | 1.3                       |      | 0.1               |                               | 0.6    | Mbps |

**Note 1.** Transfer rate in the SNOOZE mode is 4800 bps only.

Note 2. Following conditions must be satisfied on low level interface of EVDD < VDD.

 $2.4~V \leq EV_{DD} \leq 2.7~V;~MAX.2.6~Mbps$ 

 $1.8~V \leq EV_{DD} \leq 2.4~V;~MAX.1.3~Mbps$ 

 $1.6 \text{ V} \leq \text{EV}_{DD} \leq 1.8 \text{ V}$ : MAX.0.6 Mbps

**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  EVDD  $\leq$  5.5 V)

16 MHz (2.4 V  $\leq$  EVDD  $\leq$  5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V  $\leq$  EVDD  $\leq$  5.5 V) LP (low-power main) mode: 1 MHz (1.8 V  $\leq$  EVDD  $\leq$  5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V  $\leq$  EVDD  $\leq$  5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

# When P20 is used as TxD1 pin

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD = VDD $\leq$ 5.5 V, VSS = 0 V)

| Parameter     | Sym<br>bol | Conditions   |      | h-speed<br>) Mode     | , ,  | peed main)<br>ode    |      | ower main)<br>ode    | ,    | ltage main)<br>ode   | Unit |
|---------------|------------|--|------|-----------------------|------|----------------------|------|----------------------|------|----------------------|------|
|               |            |  | MIN. | MAX.                  | MIN. | MAX.                 | MIN. | MAX.                 | MIN. | MAX.                 |      |
| Transfer rate |            | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V                                      |      | fMCK/6<br>Notes 1, 2, |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2 | bps  |
|               |            | Theoretical value of the maximum transfer rate fMCK = fCLKNotes 1, 3 |      | 1.5                   |      | 1.3                  |      | 0.1                  |      | 0.6                  | Mbps |
|               |            | 2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                                      |      | fMCK/6<br>Notes 1, 2, |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2 | bps  |
|               |            | Theoretical value of the maximum transfer rate fMCK = fCLKNotes 1, 3 |      | 1.2                   |      | 1.2                  |      | 0.1                  |      | 0.6                  | Mbps |
|               |            | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V                                      |      | fMCK/6<br>Notes 1, 2, |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2 | bps  |
|               |            | Theoretical value of the maximum transfer rate fMCK = fCLKNotes 1, 3 |      | 1.0                   |      | 1.0                  |      | 0.1                  |      | 0.6                  | Mbps |
|               |            | 1.8 V ≤ VDD ≤ 5.5 V  |      |                       |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2 | bps  |
|               |            | Theoretical value of the maximum transfer rate fMCK = fCLKNotes 1, 3 |      | -                     |      | 0.6                  |      | 0.1                  |      | 0.6                  | Mbps |
|               |            | 1.7 V ≤ VDD ≤ 5.5 V  |      | Using                 |      |                      |      |                      |      | fMCK/6<br>Notes 1, 2 | bps  |
|               |            | Theoretical value of the maximum transfer rate fMCK = fCLKNotes 1, 3 |      | prohibite<br>d        |      | Using                |      | Using                |      | 0.5                  | Mbps |
|               |            | 1.6 V≤VDD≤5.5 V  |      |                       |      | prohibite<br>d       |      | prohibite<br>d       |      | fMCK/6<br>Notes 1, 2 | bps  |
|               |            | Theoretical value of the maximum transfer rate fMCK = fCLKNotes 1, 3 |      |                       |      |                      |      |                      |      | 0.5                  | Mbps |

Note 1. fmck is a frequency selected by setting the CKS bit in the SPS and SMR registers.

**Note 2.** The transfer rate of 4800 bps is only supported in the SNOOZE mode.

Note that the SNOOZE mode is not supported when fHOCO is 48 MHz.

**Note 3.** fclk in each operating mode is as follows.:


HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)

16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)


LS (low-speed main) mode: 8 MHz (1.8 V  $\leq$  VDD  $\leq$  5.5 V) LP (low-power main) mode: 1 MHz (1.8 V  $\leq$  VDD  $\leq$  5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V  $\leq$  VDD  $\leq$  5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### **UART** mode connection diagram (during communication at same potential)



#### **UART** mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 and 1), g: PIM and POM number (g = 0, 2, 3 and 5)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03)

# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85°C, 2.7 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter                                  | Symbol | Conditions              | HS (high-s<br>Mo | peed main)<br>ode | ` .             | peed main)<br>ode | LP (Low-po      | ower main)<br>ode | ,               | ltage main)<br>ode | Unit |
|--|--------|-------------------------|------------------|-------------------|-----------------|-------------------|-----------------|-------------------|-----------------|--------------------|------|
|  |        |                         | MIN.             | MAX.              | MIN.            | MAX.              | MIN.            | MAX.              | MIN.            | MAX.               |      |
| SCKp cycle time                            | tkcy1  | tkcY1 ≥ 2/fcLK          | 83.3             |                   | 250             |                   | 2000            |                   | 500             |                    | ns   |
| SCKp high-/low-level width                 | tKL1   | 4.0 V ≤ EVDD<br>≤ 5.5 V | tксү1/2<br>- 7   |                   | tксү1/2<br>- 50 |                   | tксү1/2<br>- 50 |                   | tксү1/2<br>- 50 |                    | ns   |
|  |        | 2.7 V ≤ EVDD<br>≤ 5.5 V | tксү1/2<br>- 10  |                   |                 |                   |                 |                   |                 |                    | ns   |
| SIp setup time (to SCKp↑) Note 1           | tsıĸ1  | 4.0 V ≤ EVDD<br>≤ 5.5 V | 23               |                   | 110             |                   | 110             |                   | 110             |                    | ns   |
|  |        | 2.7 V ≤ EVDD<br>≤ 5.5 V | 33               |                   |                 |                   |                 |                   |                 |                    | ns   |
| SIp hold time (from SCKp↑)<br>Note 2       | tksi1  |                         | 10               |                   | 10              |                   | 10              |                   | 10              |                    | ns   |
| Delay time from SCKp↓ to SOp output Note 3 | tkso1  | C = 20 pF<br>Note 4     |                  | 10                |                 | 20                |                 | 20                |                 | 20                 | ns   |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 5)
- Remark 2. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00))

### (3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

### When P01, P32, P53, P54 and P56 are used as SOmn pins

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter                             | Symbol | C                          | Conditions  | HS (high-s <sub>l</sub><br>Mo | peed main)<br>ode | ,       | /-speed<br>Mode | LP (Lov<br>main) | v-power<br>mode | LV (low-<br>main) | -voltage<br>Mode | Unit |
|---------------------------------------|--------|----------------------------|---|-------------------------------|-------------------|---------|-----------------|------------------|-----------------|-------------------|------------------|------|
|                                       |        |                            |   | MIN.                          | MAX.              | MIN.    | MAX.            | MIN.             | MAX.            | MIN.              | MAX.             |      |
| SCKp cycle                            | tkcY1  | tkcy1 ≥ 4/fclk             | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 167                           |                   | 500     |                 | 4000             |                 | 1000              |                  | ns   |
| time                                  |        |                            | $2.4~V \leq EV_{DD} \leq 5.5~V$                             | 250                           |                   |         |                 |                  |                 |                   |                  |      |
|                                       |        |                            | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V                            | 500                           |                   |         |                 |                  |                 |                   |                  |      |
|                                       |        |                            | 1.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V                            | 1000                          |                   | 1000    |                 |                  |                 |                   |                  |      |
|                                       |        |                            | 1.6 V ≤ EVDD ≤ 5.5 V  | Using prohibited              |                   |         |                 |                  |                 |                   |                  |      |
| SCKp high-/                           | tĸнı,  | 4.0 V ≤ EV <sub>DD</sub> s | ≤ 5.5 V   | tксү1/2- 12                   |                   | tkcy1/2 |                 | tkcy1/2          |                 | tkcy1/2           |                  | ns   |
| low-level<br>width                    | tKL1   | 2.7 V ≤ EV <sub>DD</sub> s | ≤ 5.5 V   | tксү1/2- 18                   |                   | - 50    |                 | - 50             |                 | - 50              |                  |      |
| Width                                 |        | 2.4 V ≤ EVDD :             | ≤ 5.5 V   | tксү1/2- 38                   |                   |         |                 |                  |                 |                   |                  |      |
|                                       |        | 1.8 V ≤ EV <sub>DD</sub> ≤ | ≤ 5.5 V   | tkcy1/2-50                    |                   |         |                 |                  |                 |                   |                  |      |
|                                       |        | 1.7 V ≤ EV <sub>DD</sub> s | ≤ 5.5 V   | tkcy1/2- 100                  |                   | tkcy1/2 |                 | tkcy1/2          |                 | tkcy1/2           |                  |      |
|                                       |        | 1.6 V ≤ EVDD :             | ≤ 5.5 V   | Using prohibited              |                   | - 100   |                 | - 100            |                 | - 100             |                  |      |
| SIp setup                             | tsıĸ1  | 4.0 V ≤ EV <sub>DD</sub> ≤ | ≤ 5.5 V   | 44                            |                   | 110     |                 | 110              |                 | 110               |                  | ns   |
| time<br>(to SCKp↑)                    |        | 2.7 V ≤ EV <sub>DD</sub> ≤ | ≤ 5.5 V   |                               |                   |         |                 |                  |                 |                   |                  |      |
| Note 1                                |        | 2.4 V ≤ EV <sub>DD</sub> s | ≤ 5.5 V   | 75                            |                   |         |                 |                  |                 |                   |                  |      |
|                                       |        | 1.8 V ≤ EV <sub>DD</sub> ≤ | ≤ 5.5 V   | 110                           |                   |         |                 |                  |                 |                   |                  |      |
|                                       |        | 1.7 V ≤ EV <sub>DD</sub> s | ≤ 5.5 V   | 220                           |                   | 220     |                 | 220              |                 | 220               |                  |      |
|                                       |        | 1.6 V ≤ EVDD :             | ≤ 5.5 V   | Using prohibited              |                   |         |                 |                  |                 |                   |                  |      |
| SIp hold                              | tksi1  | 1.7 V ≤ EV <sub>DD</sub> ≤ | ≤ 5.5 V   | 19                            |                   | 19      |                 | 19               |                 | 19                |                  | ns   |
| time (from<br>SCKp†)<br>Note 2        |        | 1.6 V ≤ EVDD :             | ≤ 5.5 V   | Using prohibited              |                   |         |                 |                  |                 |                   |                  |      |
| Delay time                            | tks01  | C = 30 pF                  | $1.7~V \leq EV_{DD} \leq 5.5~V$                             |                               | 33.4              |         | 33.4            |                  | 33.4            |                   | 33.4             | ns   |
| from SCKp↓<br>to SOp<br>output Note 3 |        | Note 4                     | 1.6 V ≤ EVDD ≤ 5.5 V  |                               | Using prohibited  |         |                 |                  |                 |                   |                  |      |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 2. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03)



#### When P20 is used as SO10 pin

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter                | Symbol        | С                         | onditions                       | HS (hig<br>main) | h-speed<br>Mode | ,               | v-speed<br>Mode |                 | v-power<br>mode |                 | -voltage<br>Mode | Unit |
|--------------------------|---------------|---------------------------|---------------------------------|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------|
|                          |               |                           |                                 | MIN.             | MAX.            | MIN.            | MAX.            | MIN.            | MAX.            | MIN.            | MAX.             |      |
| SCKp cycle               | tkcy1         | tkcy1 ≥ 4/fclk            | $4.0~V \leq V_{DD} \leq 5.5~V$  | 600              |                 | 600             |                 | 4000            |                 | 1000            |                  | ns   |
| time                     |               |                           | $2.7~V \leq V_{DD} \leq 5.5~V$  | 850              |                 | 850             |                 |                 |                 |                 |                  |      |
|                          |               |                           | $2.4~V \leq V_{DD} \leq 5.5~V$  | 1000             |                 | 1000            |                 |                 |                 |                 |                  |      |
|                          |               |                           | $1.8~V \leq V_{DD} \leq 5.5~V$  | _                |                 | 1500            |                 |                 |                 | 1500            |                  |      |
|                          |               |                           | $1.7~V \leq V_{DD} \leq 5.5~V$  | _                |                 | _               |                 | _               |                 | 2000            |                  |      |
|                          |               |                           | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V | _                |                 | _               |                 | _               |                 | 1               |                  |      |
| SCKp high-/<br>low-level | tkH1,<br>tkL1 | 4.0 V ≤ V <sub>DD</sub> ≤ | 5.5 V                           | tксү1/2<br>- 12  |                 | tксү1/2<br>- 50 |                 | tксү1/2<br>- 50 |                 | tксү1/2<br>- 50 |                  | ns   |
| width                    |               | $2.7~V \leq V_{DD} \leq$  | 5.5 V                           | tkcy1/2<br>- 18  |                 |                 |                 |                 |                 |                 |                  |      |
|                          |               | 2.4 V ≤ V <sub>DD</sub> ≤ | 5.5 V                           | tксү1/2<br>- 38  |                 |                 |                 |                 |                 |                 |                  |      |
|                          |               | 1.8 V ≤ V <sub>DD</sub> ≤ | 5.5 V                           | _                |                 |                 |                 |                 |                 |                 |                  |      |
|                          |               | $1.7~V \leq V_{DD} \leq$  | 5.5 V                           | _                |                 | _               |                 | _               |                 | tkcy1/2         |                  |      |
|                          |               | $1.6~V \leq V_{DD} \leq$  | 5.5 V                           | _                |                 | _               |                 | _               |                 | - 100           |                  |      |
| SIp setup                | tsık1         | $4.0~V \leq V_{DD} \leq$  | 5.5 V                           | 44               |                 | 110             |                 | 110             |                 | 110             |                  | ns   |
| time<br>(to SCKp↑)       |               | $2.7~V \leq V_{DD} \leq$  | 5.5 V                           |                  |                 |                 |                 |                 |                 |                 |                  |      |
| Note 1                   |               | $2.4~V \leq V_{DD} \leq$  | 5.5 V                           | 75               |                 |                 |                 |                 |                 |                 |                  |      |
|                          |               | 1.8 V ≤ V <sub>DD</sub> ≤ | 5.5 V                           | _                |                 |                 |                 |                 |                 |                 |                  |      |
|                          |               | $1.7~V \leq V_{DD} \leq$  | 5.5 V                           | _                |                 | _               |                 | _               |                 | 220             |                  |      |
|                          |               | $1.6~V \leq V_{DD} \leq$  | 5.5 V                           | _                |                 | _               |                 | _               |                 |                 |                  |      |
| SIp hold                 | tksi1         | $2.4~V \leq V_{DD} \leq$  | 5.5 V                           | 19               |                 | 19              |                 | 19              |                 | 19              |                  | ns   |
| time (from<br>SCKp↑)     |               | 1.8 V ≤ V <sub>DD</sub> ≤ | 5.5 V                           | _                |                 |                 |                 |                 |                 |                 |                  |      |
| Note 2                   |               | $1.6~V \leq V_{DD} \leq$  | 5.5 V                           | _                |                 | _               |                 | _               |                 |                 |                  |      |
| Delay time               | tkso1         | C = 30 pF                 | $2.4~V \leq V_{DD} \leq 5.5~V$  |                  | 150             |                 | 250             |                 | 250             |                 | 300              | ns   |
| from SCKp↓               |               | Note 4                    | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V |                  | _               |                 |                 |                 |                 |                 |                  |      |
| to SOp<br>output Note 3  |               |                           | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V |                  | _               |                 | _               |                 | _               | 1               |                  |      |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **Note 4.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 4 and 12)
- Remark 2. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03)

#### (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

# When P01, P32, P53, P54 and P56 are used as SOmn pins (TA = -40 to +85°C, 1.6 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(1/2)

| Parameter                      | Symbol        | Cond  | itions        |                    | peed main)<br>ode | LS (low-sp<br>Mo   | eed main)<br>ode |                 | v-power<br>mode |                 | -voltage<br>Mode | Unit |
|--------------------------------|---------------|---|---------------|--------------------|-------------------|--------------------|------------------|-----------------|-----------------|-----------------|------------------|------|
|                                |               |   |               | MIN.               | MAX.              | MIN.               | MAX.             | MIN.            | MAX.            | MIN.            | MAX.             |      |
| SCKp cycle time                | tkcy2         | $4.0~V \leq EV_{DD} \leq 5.5~V$                             | fmck > 20 MHz | 8/fмск             |                   | _                  |                  | -               |                 | _               |                  | ns   |
| Note 3                         |               |   | fмcк ≤ 20 MHz | 6/fмск             |                   | 6/fмск             |                  | 6/fмск          |                 | 6/fмск          |                  |      |
|                                |               | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | fmck > 16 MHz | 8/fмск             |                   | _                  |                  | _               |                 | _               | _                |      |
|                                |               |   | fмcк ≤ 16 MHz | 6/fмск             |                   | 6/fмск             |                  | 6/fмск          |                 | 6/fмск          |                  |      |
|                                |               | $2.4~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |               | 6/fмск<br>and 500  |                   |                    |                  |                 |                 |                 |                  |      |
|                                |               | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V                            |               | 6/fмск<br>and 750  |                   |                    |                  |                 |                 |                 |                  |      |
|                                |               | 1.7 V ≤ EV <sub>DD</sub> ≤ 5.5V                             |               | 6/fмск<br>and 1500 |                   | 6/fмск<br>and 1500 |                  |                 |                 |                 |                  |      |
|                                |               | 1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V                            |               | _                  |                   |                    |                  |                 |                 |                 |                  |      |
| SCKp high-/<br>low-level width | tkH2,<br>tkL2 | $4.0~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |               | tксу2/2 -<br>7     |                   | tксу2/2 -<br>7     |                  | tkcy2/2 -<br>7  |                 | tксу2/2 -<br>7  |                  | ns   |
| iow-ievei widtii   TKL         |               | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |               | tксу2/2 -<br>8     |                   | tксу2/2 -<br>8     |                  | tkcy2/2 -       |                 | tксу2/2 -<br>8  |                  |      |
|                                |               | $1.8~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |               | tkcy2/2<br>- 18    |                   | tксү2/2<br>- 18    |                  | tксү2/2<br>- 18 |                 | tксү2/2<br>- 18 |                  |      |
|                                |               | 1.7 V ≤ EVDD ≤ 5.5 V  |               | tkcy2/2<br>- 66    |                   | tксү2/2<br>- 66    |                  | tkcy2/2<br>- 66 |                 | tксү2/2<br>- 66 |                  |      |
|                                |               | $1.6~V \leq EV_{DD} \leq 5.5~V$                             |               | _                  |                   |                    |                  |                 |                 | 1               |                  |      |
| SIp setup time (to SCKp↑)      | tsık2         | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |               | 1/fмск<br>+ 20     |                   | 1/fмск<br>+ 30     |                  | 1/fмск<br>+ 30  |                 | 1/fмск<br>+ 30  |                  | ns   |
| Note 1                         |               | $1.8~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |               | 1/fмск<br>+ 30     |                   | 1/fмск<br>+ 30     |                  | 1/fмcк<br>+ 30  |                 | 1/fмск<br>+ 30  |                  |      |
|                                |               | $1.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |               | 1/fмск<br>+ 40     |                   | 1/fмск<br>+ 40     |                  | 1/fмcк<br>+ 40  |                 | 1/fмск<br>+ 40  |                  |      |
|                                |               | 1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V                            |               | _                  |                   | 1                  |                  |                 |                 | 1               |                  |      |
| SIp hold time<br>(from SCKp↑)  | tksi2         | $1.8~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |               | 1/fмск<br>+ 31     |                   | 1/fмск<br>+ 31     |                  | 1/fмcк<br>+ 31  |                 | 1/fмск<br>+ 31  |                  | ns   |
| Note 2                         |               | 1.7 V ≤ EV <sub>DD</sub> ≤ 5.5 V                            |               | 1/fмск<br>+ 250    |                   | 1/fмск<br>+ 250    |                  | 1/fмск<br>+ 250 |                 | 1/fмск<br>+ 250 |                  |      |
|                                |               | 1.6 V ≤ EV <sub>DD</sub> ≤ 5.5 V                            |               | _                  |                   | 1                  |                  |                 |                 | 1               |                  |      |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **Note 3.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 2. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03))



### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(2/2)

| Parameter                           | Symbol |                     | Conditions  |                 | peed main)<br>ode | LS (low-sp<br>Mo | peed main)<br>ode |                 | ower main)<br>ode | LV (low-vol     | tage main)<br>ode | Unit |
|-------------------------------------|--------|---------------------|---|-----------------|-------------------|------------------|-------------------|-----------------|-------------------|-----------------|-------------------|------|
|                                     |        |                     |   | MIN.            | MAX.              | MIN.             | MAX.              | MIN.            | MAX.              | MIN.            | MAX.              |      |
| Delay time from SCKp↓ to SOp output | tkso2  | C = 30 pF<br>Note 2 | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |                 | 2/fмск<br>+ 44    |                  | 2/fмск<br>+ 110   |                 | 2/fмск<br>+ 110   |                 | 2/fмск<br>+ 110   | ns   |
| Note 1                              |        |                     | $2.4~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |                 | 2/fмск<br>+ 75    |                  |                   |                 |                   |                 |                   |      |
|                                     |        |                     | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V                            |                 | 2/fмск<br>+ 110   |                  |                   |                 |                   |                 |                   |      |
|                                     |        |                     | $1.7~V \leq EV_{DD} \leq 5.5~V$                             |                 | 2/fмск            |                  | 2/fмск            |                 | 2/fмск            |                 | 2/fмск            |      |
|                                     |        |                     | $1.6~V \leq EV_{DD} \leq 5.5~V$                             |                 | + 220             |                  | + 220             |                 | + 220             |                 | + 220             |      |
| SSI00 setup time                    | tssik  | DAPmn = 0           | $2.7~V \leq EV_{DD} \leq 5.5~V$                             | 120             |                   | 120              |                   | 120             |                   | 120             |                   | ns   |
|                                     |        |                     | $1.8 \text{ V} \leq \text{EV}_{DD} \leq 2.7 \text{ V}$      | 200             |                   | 200              |                   | 200             |                   | 200             |                   |      |
|                                     |        |                     | 1.7 V ≤ EV <sub>DD</sub> < 1.8 V                            | 400             |                   | 400              |                   | 400             |                   | 400             |                   |      |
|                                     |        |                     | $1.6 \text{ V} \leq \text{EV}_{DD} < 1.7 \text{ V}$         | _               |                   |                  |                   |                 |                   |                 |                   |      |
|                                     |        | DAPmn = 1           | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 1/fмск<br>+ 120 |                   | 1/fмск<br>+ 120  |                   | 1/fмск<br>+ 120 |                   | 1/fмск<br>+ 120 |                   | ns   |
|                                     |        |                     | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V                            | 1/fмск<br>+ 200 |                   | 1/fмcк<br>+ 200  |                   | 1/fмcк<br>+ 200 |                   | 1/fмcк<br>+ 200 |                   |      |
|                                     |        |                     | 1.7 V ≤ EV <sub>DD</sub> < 1.8 V                            | 1/fмск<br>+ 400 |                   | 1/fмcк<br>+ 400  |                   | 1/fмск<br>+ 400 |                   | 1/fмск<br>+ 400 |                   |      |
|                                     |        |                     | 1.6 V ≤ EV <sub>DD</sub> < 1.7 V                            | _               |                   |                  |                   | 1               |                   | 1               |                   |      |
| SSI00 hold time                     | tkssi  | DAPmn = 0           | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 1/fмск<br>+ 120 |                   | 1/fмск<br>+ 120  |                   | 1/fмск<br>+ 120 |                   | 1/fмск<br>+ 120 |                   | ns   |
|                                     |        |                     | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V                            | 1/fмск<br>+ 200 |                   | 1/fмск<br>+ 200  |                   | 1/fмск<br>+ 200 |                   | 1/fмск<br>+ 200 |                   |      |
|                                     |        |                     | 1.7 V ≤ EV <sub>DD</sub> < 1.8 V                            | 1/fмск<br>+ 400 |                   | 1/fмск<br>+ 400  |                   | 1/fмск<br>+ 400 |                   | 1/fмск<br>+ 400 |                   |      |
|                                     |        |                     | 1.6 V ≤ EV <sub>DD</sub> < 1.7 V                            | _               |                   |                  |                   |                 |                   |                 |                   |      |
|                                     |        | DAPmn = 1           | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 120             |                   | 120              |                   | 120             |                   | 120             |                   | ns   |
|                                     |        |                     | 1.8 V ≤ EV <sub>DD</sub> < 2.7 V                            | 200             |                   | 200              |                   | 200             |                   | 200             |                   |      |
|                                     |        |                     | $1.7 \text{ V} \le \text{EV}_{DD} \le 1.8 \text{ V}$        | 400             |                   | 400              |                   | 400             |                   | 400             |                   |      |
|                                     |        |                     | 1.6 V ≤ EV <sub>DD</sub> < 1.7 V                            | _               |                   |                  |                   |                 |                   |                 |                   |      |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. C is the load capacitance of the SOp output lines.
- Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 2. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03))

### When P20 is used as SO10 pin

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter                      | Symbol        | Con  | ditions  | HS (high-s <sub>l</sub> |                 |                 | peed main)<br>ode |                 | v-power<br>mode | LV (low-<br>main) | voltage<br>Mode | Unit |
|--------------------------------|---------------|--|--|-------------------------|-----------------|-----------------|-------------------|-----------------|-----------------|-------------------|-----------------|------|
|                                |               |  |  | MIN.                    | MAX.            | MIN.            | MAX.              | MIN.            | MAX.            | MIN.              | MAX.            |      |
| SCKp cycle time                | tkcy2         | $4.0~V \leq V_{DD} \leq 5.5~V$                                   | fmck > 20 MHz  | 14/fmck                 |                 | _               |                   | _               |                 | _                 |                 | ns   |
| Note 5                         |               |  | fмcκ ≤ 20 MHz  | 12/fmck                 |                 | 12/fмск         |                   | 12/fmck         |                 | 12/fмск           |                 |      |
|                                |               | $2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$       | fмск > 16 MHz  | 14/fмcк<br>and 850      |                 | _               |                   | _               |                 | _                 |                 |      |
|                                |               |  | fmck ≤ 16 MHz  | 12/fмcк<br>and 850      |                 | 12/fмск         |                   | 12/fмск         |                 | 12/fмск           |                 |      |
|                                |               | $2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$ | -  | 12/fмcк<br>and 1000     |                 | 12/fмск         |                   | 12/fмск         |                 | 12/fмск           |                 |      |
|                                |               | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                                  |  | _                       |                 | 12/fмск         |                   | 12/fмск         |                 | 12/fмск           |                 |      |
|                                |               | $1.7~V \leq V_{DD} \leq 5.5V$                                    |  | _                       |                 | _               |                   | _               |                 | 12/fмск           |                 |      |
|                                |               | $1.6~V \leq V_{DD} \leq 5.5~V$                                   |  | _                       |                 | _               |                   | _               |                 |                   |                 |      |
| SCKp high-/<br>low-level width | tkH2,<br>tkL2 | $4.0~V \leq V_{DD} \leq 5.5~V$                                   |  | tксу2/2 -<br>7          |                 | tксү2/2 -<br>7  |                   | tксү2/2 -<br>7  |                 | tксү2/2 -<br>7    |                 | ns   |
|                                |               | $2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$ |  | tксу2/2 -<br>8          |                 | tксү2/2 -<br>8  |                   | tkcy2/2 -       |                 | tксү2/2 -<br>8    |                 |      |
|                                |               | $1.8~V \leq V_{DD} \leq 5.5~V$                                   |  | _                       |                 | tксү2/2 -<br>18 |                   | tксүз/2 -<br>18 |                 | tксү2/2 -<br>18   |                 |      |
|                                |               | 1.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                                  |  | _                       |                 | _               |                   |                 |                 | tkcy2/2 -         |                 |      |
|                                |               | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                                  |  | _                       |                 | _               |                   | _               |                 | 66                |                 |      |
| SIp setup time (to SCKp↑)      | tsık2         | $2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$       |  | 1/fMCK<br>+ 20          |                 | 1/fMCK<br>+ 30  |                   | 1/fMCK<br>+ 30  |                 | 1/fMCK<br>+ 30    |                 | ns   |
| Note 1                         |               | $1.8~V \leq V_{DD} \leq 5.5~V$                                   |  | 1/fMCK<br>+ 30          |                 |                 |                   |                 |                 |                   |                 |      |
|                                |               | 1.7 V ≤ V <sub>DD</sub> ≤ 5.5 V                                  |  | _                       |                 | _               |                   | _               |                 | 1/fMCK            |                 |      |
|                                |               | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V                                  |  | _                       |                 | _               |                   | _               |                 | + 40              |                 |      |
| SIp hold time<br>(from SCKp↑)  | tksi2         | $2.5~V \leq V_{DD} \leq 5.5~V$                                   |  | 1/fмcк<br>+ 31          |                 | 1/fмcк<br>+ 31  |                   | 1/fмск<br>+ 31  |                 | 1/fмcк<br>+ 31    |                 | ns   |
| Note 2                         |               | $1.8~V \leq V_{DD} \leq 5.5~V$                                   |  | _                       |                 | 1/fмcк<br>+ 31  |                   | 1/fмск<br>+ 31  |                 | 1/fмcк<br>+ 31    |                 |      |
|                                |               | $1.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$       |  | _                       |                 | _               |                   | _               |                 | 1/fмcк            |                 |      |
|                                |               | $1.6~V \leq V_{DD} \leq 5.5~V$                                   |  | _                       |                 | _               |                   | _               |                 | + 250             |                 |      |
| Delay time from SCKp↓ to SOp   | tkso2         | C = 30 pF Note 4   | $2.7~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$   |                         | 2/fмcк<br>+ 160 |                 | 2/fMCK<br>+ 260   |                 | 2/fMCK<br>+ 260 |                   | 2/fмcк<br>+ 260 | ns   |
| output Note 3                  |               |  | $2.4~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$ |                         | 2/fмcк<br>+ 190 |                 |                   |                 |                 |                   |                 |      |
|                                |               |  | $1.8~V \leq V_{DD} \leq 5.5~V$                             |                         | _               | 1               |                   |                 |                 |                   |                 |      |
|                                |               |  | $1.7~V \leq V_{DD} \leq 5.5~V$                             |                         | _               |                 | _                 |                 | _               |                   | 2/fmck          | 1    |
|                                |               |  | $1.6~V \leq V_{DD} \leq 5.5~V$                             |                         | _               |                 | _                 |                 | _               |                   | + 320           |      |


- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SOp output lines.
- Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 4 and 12)




Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

#### CSI mode connection diagram (during communication at same potential)




# CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))




**Remark** p: CSI number (p = 00, 01, 10 and 11)

# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remark 1.** p: CSI number (p = 00, 01, 10 and 11)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03)

# (5) During communication at same potential (simplified I<sup>2</sup>C mode)


# (TA = -40 to +85°C, 1.6 V $\leq$ EVDD = VDD $\leq$ 5.5 V, Vss = 0 V)

| Parameter                        | Symbol   | Conditions  |                           | peed main)<br>ode |                           | peed main)<br>ode |                           | v-power<br>mode |                           | -voltage<br>Mode | Unit |
|----------------------------------|----------|---|---------------------------|-------------------|---------------------------|-------------------|---------------------------|-----------------|---------------------------|------------------|------|
|                                  |          |   | MIN.                      | MAX.              | MIN.                      | MAX.              | MIN.                      | MAX.            | MIN.                      | MAX.             |      |
| SCLr clock frequency             | fscL     | $2.7~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   |                           | 1000<br>Note 1    |                           | 400<br>Note 1     |                           | 250<br>Note 1   |                           | 400<br>Note 1    | kHz  |
|                                  |          | $1.8~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$  |                           | 400<br>Note 1     |                           |                   |                           |                 |                           |                  |      |
|                                  |          | 1.8 V $\leq$ EV <sub>DD</sub> $<$ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ                      |                           | 300<br>Note 1     |                           | 300<br>Note 1     |                           | 250<br>Note 1   |                           | 300<br>Note 1    |      |
|                                  |          | 1.7 V $\leq$ EV <sub>DD</sub> $<$ 1.8 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ                      |                           | 250<br>Note 1     |                           | 250<br>Note 1     |                           | 250<br>Note 1   |                           | 250<br>Note 1    |      |
|                                  |          | $1.6 \text{ V} \le \text{EV}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$             |                           | _                 |                           |                   |                           |                 |                           |                  |      |
| Hold time when SCLr = "L"        | tLOW     | $2.7~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 475                       |                   | 1150                      |                   | 1150                      |                 | 1150                      |                  | ns   |
|                                  |          | $1.8~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$  | 1150                      |                   |                           |                   |                           |                 |                           |                  |      |
|                                  |          | $1.8~V \leq EV_{DD} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$   | 1550                      |                   | 1550                      |                   | 1550                      |                 | 1550                      |                  |      |
|                                  |          | $1.7 \text{ V} \le \text{EV}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$             | 1850                      |                   | 1850                      |                   | 1850                      |                 | 1850                      |                  |      |
|                                  |          | $1.6 \text{ V} \le \text{EV}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$             | _                         |                   |                           |                   |                           |                 |                           |                  |      |
| Hold time<br>when SCLr = "H"     | tнісн    | $2.7~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 475                       |                   | 1150                      |                   | 1150                      |                 | 1150                      |                  | ns   |
|                                  |          | $1.8~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$  | 1150                      |                   |                           |                   |                           |                 |                           |                  |      |
|                                  |          | $1.8 \text{ V} \le \text{EV}_{DD} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$             | 1550                      |                   | 1550                      |                   | 1550                      |                 | 1550                      |                  |      |
|                                  |          | $1.7 \text{ V} \le \text{EV}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$             | 1850                      |                   | 1850                      |                   | 1850                      |                 | 1850                      |                  |      |
|                                  |          | $1.6~V \leq EV_{DD} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$   | _                         |                   |                           |                   |                           |                 |                           |                  |      |
| Data setup time (reception)      | tsu: dat | $2.7~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 1/fмск<br>+ 85<br>Note 2  |                   | 1/fмск<br>+ 145<br>Note 2 |                   | 1/fмск<br>+ 145<br>Note 2 |                 | 1/fмск<br>+ 145<br>Note 2 |                  | ns   |
|                                  |          | $1.8~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$  | 1/fмск<br>+ 145<br>Note 2 |                   |                           |                   |                           |                 |                           |                  |      |
|                                  |          | 1.8 V $\leq$ EV <sub>DD</sub> $<$ 2.7 V,<br>C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ                      | 1/fмcк<br>+ 230<br>Note 2 |                   | 1/fмск<br>+ 230<br>Note 2 |                   | 1/fмск<br>+ 230<br>Note 2 |                 | 1/fмcк<br>+ 230<br>Note 2 |                  |      |
|                                  |          | $1.7 \text{ V} \leq \text{EV}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF},  R_b = 5 \text{ k}\Omega$           | 1/fмcк<br>+ 290<br>Note 2 |                   | 1/fмск<br>+ 290<br>Note 2 |                   | 1/fмск<br>+ 290<br>Note 2 |                 | 1/fмск<br>+ 290<br>Note 2 |                  |      |
|                                  |          | $1.6 \text{ V} \le \text{EV}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$             | _                         |                   | _                         |                   | _                         |                 |                           |                  |      |
| Data hold time<br>(transmission) | thd: dat | $2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | 0                         | 305               | 0                         | 305               | 0                         | 305             | 0                         | 305              | ns   |
|                                  |          | $1.8~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$  |                           | 355               |                           | 355               |                           | 355             |                           | 355              |      |
|                                  |          | $1.8 \text{ V} \le \text{EV}_{DD} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$             |                           | 405               |                           | 405               |                           | 405             |                           | 405              |      |
|                                  |          | $1.7 \text{ V} \le \text{EV}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$             |                           |                   |                           |                   |                           |                 |                           |                  |      |
|                                  |          | $1.6 \text{ V} \le \text{EV}_{DD} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, R_b = 5 \text{ k}\Omega$             | _                         | _                 |                           |                   |                           |                 |                           |                  |      |


- **Note 1.** The value must also be equal to or less than fMCK/4.
- Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (EVDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

#### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- **Remark 1.** Rb[ $\Omega$ ]: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance r: IIC number (r = 00, 01, 10 and 11), g: PIM number (g = 0, 3 and 5), h: POM number (h = 0, 3 and 5)
- Remark 2. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),
  n: Channel number (n = 0 to 3), mn = 00 to 03)

# (6) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (UART mode) (dedicated baud rate generator output)

#### (TA = -40 to +85°C, 1.8 $V \le EVDD \le VDD \le 5.5 V$ , Vss = 0 V)

(1/2)

| Parameter     | Symbol |           | Conditions  | ,    | gh-speed<br>) Mode    | ,    | w-speed<br>) Mode    | ,    | w-power<br>) mode    | ,    | ow-voltage<br>in) Mode | Unit |
|---------------|--------|-----------|---|------|-----------------------|------|----------------------|------|----------------------|------|------------------------|------|
|               |        |           |   | MIN. | MAX.                  | MIN. | MAX.                 | MIN. | MAX.                 | MIN. | MAX.                   |      |
| Transfer rate |        | reception | $ 4.0 \ V \le EV_{DD} \le 5.5 \ V, $ $ 2.7 \ V \le V_b \le 4.0 \ V $                                      |      | fмск/6<br>Note 1      |      | fMCK/6<br>Note 1     |      | fMCK/6<br>Note 1     |      | fмск/6<br>Note 1       | bps  |
|               |        |           | Theoretical value of the maximum transfer rate  fMCK = fCLK Note 3  |      | 4.0                   |      | 1.3                  |      | 0.1                  |      | 0.6                    | Mbps |
|               |        |           | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$<br>$2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$ |      | fмск/6<br>Note 1      |      | fMCK/6<br>Note 1     |      | fMCK/6<br>Note 1     |      | fмск/6<br>Note 1       | bps  |
|               |        |           | Theoretical value of the maximum transfer rate  fmck = fclk Note 3  |      | 4.0                   |      | 1.3                  |      | 0.1                  |      | 0.6                    | Mbps |
|               |        |           | $1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V},$<br>$1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$ |      | fMCK/6<br>Notes 1, 2, |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2 |      | fMCK/6<br>Notes 1, 2   | bps  |
|               |        |           | Theoretical value of the maximum transfer rate fmck = fclk Note 3   |      | 4.0                   |      | 1.3                  |      | 0.1                  |      | 0.6                    | Mbps |

- Note 1. Transfer rate in the SNOOZE mode is 4,800 bps only.
- Note 2. Use it with  $EVDD \ge Vb$ .
- Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)

16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)

LS (low-speed main) mode: 8 MHz (1.8 V  $\leq$  VDD  $\leq$  5.5 V) LP (low-power main) mode: 1 MHz (1.8 V  $\leq$  VDD  $\leq$  5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V  $\leq$  VDD  $\leq$  5.5 V)

Note 4. The following conditions are required for low voltage interface when EVDD < VDD

2.4 V ≤ EVDD < 2.7 V: MAX. 2.6 Mbps 1.8 V ≤ EVDD < 2.4 V: MAX. 1.3 Mbps

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (EVDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remark 1. Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 and 1), g: PIM and POM number (g = 0, 2, 3, 5 and 12)
- Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03)

#### $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EVDD} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(2/2)

| Parameter     | Symbol |              | Conditions  | ,    | gh-speed<br>) Mode | ,    | w-speed<br>) Mode | ,    | w-power<br>) mode | ,    | v-voltage<br>) Mode | Unit |
|---------------|--------|--------------|---|------|--------------------|------|-------------------|------|-------------------|------|---------------------|------|
|               |        |              |   | MIN. | MAX.               | MIN. | MAX.              | MIN. | MAX.              | MIN. | MAX.                |      |
| Transfer rate |        | Transmission | $ 4.0 \ V \le EV_{DD} \le 5.5 \ V, \\ 2.7 \ V \le V_b \le 4.0 \ V $                                       |      | Note 1             |      | Note 1            |      | Note 1            |      | Note 1              | bps  |
|               |        |              | Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 1.4$ k $\Omega$ , $V_b = 2.7$ V      |      | 2.8<br>Note 2      |      | 2.8<br>Note 2     |      | 2.8<br>Note 2     |      | 2.8<br>Note 2       | Mbps |
|               |        |              | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$<br>$2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$ |      | Note 3             |      | Note 3            |      | Note 3            |      | Note 3              | bps  |
|               |        |              | Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 2.7$ k $\Omega$ , $V_b = 2.3$ V      |      | 1.2<br>Note 4      |      | 1.2<br>Note 4     |      | 1.2<br>Note 4     |      | 1.2<br>Note 4       | Mbps |
|               |        |              | $1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V},$<br>$1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$ |      | Notes 5, 6         |      | Notes 5, 6        |      | Notes 5, 6        |      | Notes 5, 6          | bps  |
|               |        |              | Theoretical value of the maximum transfer rate $C_b = 50$ pF, $R_b = 5.5$ k $\Omega$ , $V_b = 1.6$ V      |      | 0.43<br>Note 7     |      | 0.43<br>Note 7    |      | 0.43<br>Note 7    |      | 0.43<br>Note 7      | Mbps |

Note 1. The smaller maximum transfer rate derived by using fMcK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when  $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$  and  $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$ 

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln \left(1 - \frac{2.2}{V_b}\right)\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} }{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits} }$$

- Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met.

  Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- Note 3. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when  $2.7 \text{ V} \le \text{EV}_{DD} \le 4.0 \text{ V}$  and  $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$

$$\begin{aligned} \text{Maximum transfer rate} &= \frac{\cdot}{\left\{-C_b \times R_b \times \ln\left(1 - \frac{2.0}{V_b}\right)\right\} \times 3} \\ &= \frac{1}{\text{Transfer rate} \times 2} - \left\{-C_b \times R_b \times \ln\left(1 - \frac{2.0}{V_b}\right)\right\} \\ &= \frac{1}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \end{aligned}$$

**Note 4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3. above to calculate the maximum transfer rate under conditions of the customer.

Note 5. Use it with  $EVDD \ge Vb$ .



<sup>\*</sup> This value is the theoretical value of the relative difference between the transmission and reception sides

<sup>\*</sup> This value is the theoretical value of the relative difference between the transmission and reception sides

Note 6. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 1.8 V  $\leq$  EVDD < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V


$$\frac{1}{ \left\{ -C_b \times R_b \times \text{In } (1 - \frac{1.5}{V_b} ) \right\} \times 3} \text{ [bps]}$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$


- **Note 7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (EVDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


<sup>\*</sup> This value is the theoretical value of the relative difference between the transmission and reception sides

### **UART** mode connection diagram (during communication at different potential)



### UART mode bit width (during communication at different potential) (reference)





- **Remark 1.** Rb[ $\Omega$ ]: Communication line (TxDq) pull-up resistance, Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 and 1), g: PIM and POM number (g = 0, 2, 3, 5 and 12)
- Remark 3. fmck: Serial array unit operation clock frequency

  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03))

# (7) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85°C, 2.7 V  $\leq$  EVDD = VDD  $\leq$  5.5 V, Vss = 0 V)

(1/2)

| Parameter                                      | Sym<br>bol   |  | Conditions   | , ,              | h-speed<br>Mode | ,                | /-speed<br>Mode | ,                | v-power<br>mode | LV (low-<br>main) | -voltage<br>Mode | Unit |
|--|--------------|--|--|------------------|-----------------|------------------|-----------------|------------------|-----------------|-------------------|------------------|------|
|  |              |  |  | MIN.             | MAX.            | MIN.             | MAX.            | MIN.             | MAX.            | MIN.              | MAX.             |      |
| SCKp cycle time                                | tkcy1        | tkcy1 ≥ 2/fclk   | $\begin{split} 4.0 \ V & \leq EV_{DD} \leq 5.5 \ V, \\ 2.7 \ V & \leq V_b \leq 4.0 \ V, \\ C_b & = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{split}$                     |                  |                 | 1150             |                 | 1150             |                 | 1150              |                  | ns   |
|  |              | tkcy1 ≥ 2/fclk   | $\label{eq:section} \begin{split} 2.7 \ V &\leq E V_{DD} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V, \\ C_{b} &= 20 \ pF, \ R_{b} = 2.7 \ k\Omega \end{split}$ | 300              |                 |                  |                 |                  |                 |                   |                  | ns   |
| SCKp high-level width                          | <b>t</b> кн1 | $4.0 \text{ V} \leq \text{EV}_{DD} \leq$ $2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ C}_{b} = 20 \text{ pF, Rb}$  | 0 V,   | tксү1/2<br>- 50  |                 | tксү1/2<br>- 50  |                 | tксү1/2<br>- 50  |                 | tксү1/2<br>- 50   |                  | ns   |
|  |              | $2.7 \text{ V} \leq \text{EV}_{DD} \leq$ $2.3 \text{ V} \leq \text{V}_{b} \leq 2.$ $C_{b} = 20 \text{ pF, Rb}$   | 7 V,   | tксү1/2<br>- 120 |                 | tксу1/2<br>- 120 |                 | tксү1/2<br>- 120 |                 | tксу1/2<br>- 120  |                  | ns   |
| SCKp low-level width                           | tĸL1         | $4.0 \text{ V} \le \text{EV}_{DD} \le 2.7 \text{ V} \le \text{V}_b \le 4.$ $C_b = 20 \text{ pF}, R_b$ $2.7 \text{ V} \le \text{EV}_{DD} \le 2.0 \text{ EV}_{DD} \le 2$ | 0 V,<br>= 1.4 kΩ   | tксү1/2<br>- 7   |                 | tксү1/2<br>- 50  |                 | tксү1/2<br>- 50  |                 | tксү1/2<br>- 50   |                  | ns   |
|  |              | $2.3~V \le V_b \le 2.$ Cb = 20 pF, Rb  | 7 V,   | - 10             |                 |                  |                 |                  |                 |                   |                  |      |
| SIp setup time (to<br>SCKp↑) <sup>Note 1</sup> | tsıĸ1        | $4.0 \text{ V} \leq \text{EV}_{DD} \leq$ $2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ C}_{b} = 20 \text{ pF, Rb}$  | 0 V,   | 58               |                 | 479              |                 | 479              |                 | 479               |                  | ns   |
|  |              | $2.7 \text{ V} \leq \text{EV}_{DD} \leq 2.3 \text{ V} \leq \text{V}_{b} \leq 2.3 \text{ C}_{b} = 20 \text{ pF, Rb}$  | 7 V,   | 121              |                 |                  |                 |                  |                 |                   |                  |      |
| SIp hold time (from SCKp $\uparrow$ ) Note 1   | tksii        | $4.0 \text{ V} \leq \text{EV}_{DD} \leq$ $2.7 \text{ V} \leq \text{V}_{b} \leq 4.$ $C_{b} = 20 \text{ pF, Rb}$   | 0 V,   | 10               |                 | 10               |                 | 10               |                 | 10                |                  | ns   |
|  |              | $ 2.7 \text{ V} \leq \text{EV}_{DD} \leq \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2. \\ \text{C}_{b} = 20 \text{ pF, Rb} $  | 7 V,   |                  |                 |                  |                 |                  |                 |                   |                  |      |
| Delay time from SCKp↓ to SOp output Note 1     | tkso1        | $4.0 \text{ V} \leq \text{EV}_{DD} \leq$ $2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ C}_{b} = 20 \text{ pF, Rb}$  | 0 V,   |                  | 60              |                  | 60              |                  | 60              |                   | 60               | ns   |
|  |              | $2.7 \text{ V} \leq \text{EV}_{DD} \leq$ $2.3 \text{ V} \leq \text{V}_{b} \leq 2.$ $C_{b} = 20 \text{ pF, Rb}$   | 7 V,   |                  | 130             |                  | 130             |                  | 130             |                   | 130              |      |
| SIp setup time (to SCKp↓) Note 2               | tsıĸ1        | $4.0 \text{ V} \leq \text{EV}_{DD} \leq 2.7 \text{ V} \leq \text{V}_{b} \leq 4.0 \text{ C}_{b} = 20 \text{ pF, Rb}$  | 0 V,   | 23               |                 | 110              |                 | 110              |                 | 110               |                  | ns   |
|  |              | $ 2.7 \text{ V} \leq \text{EV}_{DD} \leq \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2. \\ \text{C}_{b} = 20 \text{ pF, Rb} $  | 7 V,   | 33               |                 |                  |                 |                  |                 |                   |                  |      |
| SIp hold time (from SCKp↓) Note 2              | tksii        | $4.0 \ V \le EV_{DD} \le \\ 2.7 \ V \le V_b \le 4.\\ C_b = 20 \ pF, \ R_b$   | 0 V,   | 10               |                 | 10               | _               | 10               | _               | 10                |                  | ns   |
|  |              | $2.7 \text{ V} \leq \text{EV}_{DD} \leq \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.\\ C_{b} = 20 \text{ pF, Rb}$  | 7 V,   |                  |                 |                  |                 |                  |                 |                   |                  |      |

#### (TA = -40 to +85°C, 2.7 V $\leq$ EVDD = VDD $\leq$ 5.5 V, Vss = 0 V)

(2/2)

| Parameter  | Sym<br>bol | Conditions  | , ,  | h-speed<br>Mode | ,    | r-speed<br>Mode | ,    | v-power<br>mode | ,    | -voltage<br>Mode | Unit |
|--|------------|---|------|-----------------|------|-----------------|------|-----------------|------|------------------|------|
|  |            |   | MIN. | MAX.            | MIN. | MAX.            | MIN. | MAX.            | MIN. | MAX.             |      |
| Delay time from<br>SCKp↑ to SOp<br>output Note 2 | tkso1      | $ 4.0 \text{ V} \leq \text{EVdD} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ \text{C}_b = 20 \text{ pF}, \text{R}_b = 1.4 \text{ k}\Omega $ |      | 10              |      | 10              |      | 10              |      | 10               | ns   |
|  |            | $\begin{split} 2.7 \ V &\leq EV_{DD} < 4.0 \ V, \\ 2.3 \ V &\leq V_{b} \leq 2.7 \ V, \\ C_{b} &= 20 \ pF, \ R_{b} = 2.7 \ k \Omega \end{split}$                             |      |                 |      |                 |      |                 |      |                  |      |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- Remark 1. Rb[i]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 5)
- Remark 3. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00))

# (8) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

(1/2)

| Parameter                 | Sym<br>bol |   | Conditions   | , ,              | h-speed<br>Mode | ,                | /-speed<br>Mode | ,                | v-power<br>mode | ,                | -voltage<br>Mode | Unit |
|---------------------------|------------|---|--|------------------|-----------------|------------------|-----------------|------------------|-----------------|------------------|------------------|------|
|                           | DOI        |   |  | MIN.             | MAX.            | MIN.             | MAX.            | MIN.             | MAX.            | MIN.             | MAX.             |      |
| SCKp cycle time           | tkcy1      | tkcy1 ≥ 4/fclk  | $ \begin{aligned} &4.0 \; V \leq EV_{DD} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{aligned} $   | 300              |                 | 1150             |                 | 1150             |                 | 1150             |                  | ns   |
|                           |            |   | $ 2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 30 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega $  | 500              |                 |                  |                 | -                |                 |                  |                  | ns   |
|                           |            |   | $\begin{split} &1.8 \; \text{V} \leq \text{EV}_{\text{DD}} < 3.3 \; \text{V}, \\ &1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note}, \\ &C_{\text{b}} = 30 \; \text{pF}, \; R_{\text{b}} = 5.5 \; \text{k}\Omega \end{split}$ | 1150             |                 |                  |                 | -                |                 |                  |                  | ns   |
| SCKp high-<br>level width | tĸн1       | 4.0 V ≤ EV <sub>DD</sub> ≤ C <sub>b</sub> = 30 pF, R <sub>b</sub>                                       | $\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{Vb} \leq 4.0 \text{ V},$<br>= 1.4 k $\Omega$   | tксү1/2<br>- 75  |                 | tксү1/2<br>- 75  |                 | tkcy1/2<br>- 75  |                 | tксү1/2<br>- 75  |                  | ns   |
|                           |            | 2.7 V ≤ EV <sub>DD</sub> <<br>C <sub>b</sub> = 30 pF, R <sub>b</sub>                                    | $< 4.0 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$<br>= 2.7 kΩ  | tксү1/2<br>- 170 |                 | tксү1/2<br>- 170 |                 | tксү1/2<br>- 170 |                 | tксү1/2<br>- 170 |                  | ns   |
|                           |            | $1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq \text{Note},$ $C_{\text{b}} = 30 \text{ pF}, \text{ Rb}$ | < 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V = 5.5 k $\Omega$   | tkcy1/2<br>- 458 |                 | tксү1/2<br>- 458 |                 | tксү1/2<br>- 458 |                 | tксү1/2<br>- 458 |                  | ns   |
| SCKp low-level width      | tKL1       | 4.0 V ≤ EV <sub>DD</sub> ≤ C <sub>b</sub> = 30 pF, R <sub>b</sub>                                       | $\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V},$<br>= 1.4 k $\Omega$   | tксү1/2<br>- 12  |                 | tксү1/2<br>- 50  |                 | tkcy1/2<br>- 50  |                 | tkcy1/2<br>- 50  |                  | ns   |
|                           |            | 2.7 V ≤ EV <sub>DD</sub> <<br>C <sub>b</sub> = 30 pF, R <sub>b</sub>                                    | $< 4.0 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V},$<br>= 2.7 kΩ  | tксү1/2<br>- 18  |                 |                  |                 |                  |                 |                  |                  |      |
|                           |            | $1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq \text{Note},$ $C_{\text{b}} = 30 \text{ pF}, \text{ Rb}$ | < 3.3 V, 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V = 5.5 k $\Omega$   | tkcy1/2<br>- 50  |                 |                  |                 |                  |                 |                  |                  | ns   |

 $\label{eq:Note} \textbf{Note} \qquad \quad \textbf{Use it with EVDD} \geq V_b.$ 

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

# (8) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

(2/2)

| Parameter                     | Sym   | Conditions   | , ,  | h-speed<br>Mode | ,    | v-speed<br>Mode | ,    | v-power<br>mode | ,    | -voltage<br>Mode | Unit |
|-------------------------------|-------|--|------|-----------------|------|-----------------|------|-----------------|------|------------------|------|
|                               | DOI   |  | MIN. | MAX.            | MIN. | MAX.            | MIN. | MAX.            | MIN. | MAX.             |      |
| SIp setup time                | tsıĸ1 | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$   | 81   |                 | 479  |                 | 479  |                 | 479  |                  | ns   |
| (to SCKp↑)<br>Note 1          |       | $ 2.7 \; \text{V} \leq \text{EVDD} < 4.0 \; \text{V}, \; 2.3 \; \text{V} \leq \text{Vb} \leq 2.7 \; \text{V}, \\ \text{Cb} = 30 \; \text{pF}, \; \text{Rb} = 2.7 \; \text{k}\Omega $   | 177  |                 |      |                 |      |                 |      |                  |      |
|                               |       | $ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 3.3 \text{ V},  1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \overset{\text{Note 3}}{\text{,}} \\ &C_{\text{b}} = 30 \text{ pF},  R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $         | 479  |                 |      |                 |      |                 |      |                  |      |
| SIp hold time<br>(from SCKp↑) | tksi1 | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$   | 19   |                 | 19   |                 | 19   |                 | 19   |                  | ns   |
| Note 1                        |       | $ 2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V},  2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ \text{C}_{\text{b}} = 30 \; \text{pF}, \; \text{R}_{\text{b}} = 2.7 \; \text{k}\Omega $   |      |                 |      |                 |      |                 |      |                  |      |
|                               |       | $\begin{array}{l} 1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 3.3 \text{ V},  1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}   \text{Note 3}, \\ C_{\text{b}} = 30 \text{ pF},  R_{\text{b}} = 5.5 \text{ k}\Omega \end{array}$                               |      |                 |      |                 |      |                 |      |                  |      |
| Delay time<br>from SCKp↓      | tkso1 | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$   |      | 100             |      | 100             |      | 100             |      | 100              | ns   |
| to SOp<br>output Note 1       |       | $ 2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V},  2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ C_{\text{b}} = 30 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega $   |      | 195             |      | 195             |      | 195             |      | 195              | ns   |
|                               |       | $ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note } 3, \\ &C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k} \Omega \end{aligned} $                       |      | 483             |      | 483             |      | 483             |      | 483              | ns   |
| SIp setup time                | tsıĸ1 | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$   | 44   |                 | 110  |                 | 110  |                 | 110  |                  | ns   |
| (to SCKp↓)<br>Note 2          |       | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $ C_{\text{b}} = 30 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $  |      |                 |      |                 |      |                 |      |                  |      |
|                               |       | $\begin{array}{l} 1.8 \; \text{V} \leq \text{EV}_{\text{DD}} \leq 3.3 \; \text{V},  1.6 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V} \; \text{Note 3}, \\ \text{C}_{\text{b}} = 30 \; \text{pF}, \; \text{R}_{\text{b}} = 5.5 \; \text{k} \Omega \end{array}$ | 110  |                 |      |                 |      |                 |      |                  |      |
| SIp hold time<br>(from SCKp↓) | tksi1 | $ 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, $ $ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega $   | 19   |                 | 19   |                 | 19   |                 | 19   |                  | ns   |
| Note 2                        |       | $ 2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V},  2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ \text{C}_{\text{b}} = 30 \; \text{pF}, \; \text{R}_{\text{b}} = 2.7 \; \text{k}\Omega $   |      |                 |      |                 |      |                 |      |                  |      |
|                               |       | $1.8 \text{ V} \leq \text{EV}_{DD} \leq 3.3 \text{ V}, 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V} \text{ Note } 3,$ $C_b = 30 \text{ pF}, \text{ R}_b = 5.5 \text{ k}\Omega$   |      |                 |      |                 |      |                 |      |                  |      |
| Delay time from SCKp↑         | tkso1 | $4.0~V \le EV_{DD} \le 5.5~V,~2.7~V \le V_b \le 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$   |      | 25              |      | 25              |      | 25              |      | 25               | ns   |
| to SOp<br>output Note 2       |       | $ 2.7 \; \text{V} \leq \text{EV}_{DD} < 4.0 \; \text{V},  2.3 \; \text{V} \leq \text{V}_{b} \leq 2.7 \; \text{V}, \\ C_{b} = 30 \; \text{pF}, \; R_{b} = 2.7 \; \text{k}\Omega $   |      |                 |      |                 |      |                 |      |                  |      |
|                               |       | $1.8~V \leq EV_{DD} \leq 3.3~V, \ 1.6~V \leq V_b \leq 2.0~V~Note~3,$ $C_b = 30~pF, \ R_b = 5.5~k\Omega$  |      |                 |      |                 |      |                 |      |                  |      |

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.


(Remarks are listed on the next page.)



Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Note 3. Use it with  $EVDD \ge V_b$ .

### CSI mode connection diagram (during communication at different potential)




- Remark 1.  $Rb[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 3. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03))

# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

# (9) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to 85°C, 1.8 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)


| Parameter                                  | Symb          | С   | onditions  |                 | h-speed<br>Mode |                 | /-speed<br>Mode |                 | v-power<br>mode |                 | -voltage<br>Mode | Unit |
|--|---------------|---|--|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|------|
|  | Oi            |   |  | MIN.            | MAX.            | MIN.            | MAX.            | MIN.            | MAX.            | MIN.            | MAX.             |      |
| SCKp cycle                                 | tkcy2         | $4.0 \text{ V} \le \text{EVDD} \le 5.5 \text{ V},$  | 20 MHz < fмcк ≤ 24 MHz   | 12/fмск         |                 | _               |                 | _               |                 | _               |                  | ns   |
| time Note 1                                |               | $2.7~V \leq Vb \leq 4.0~V$  | 8 MHz < fмck ≤ 20 MHz  | 10/fмск         |                 | _               |                 | _               |                 | _               |                  | ns   |
|  |               |   | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz                               | 8/fмск          |                 | 16/fмск         |                 | _               |                 | _               |                  | ns   |
|  |               |   | fMCK ≤ 4 MHz   | 6/fмск          |                 | 10/fмск         |                 | 10/fмск         |                 | 10/fмск         |                  | ns   |
|  |               | 2.7 V ≤ EVDD < 4.0 V,   | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz                             | 16/fмск         |                 | _               |                 | _               |                 | _               |                  | ns   |
|  |               | $2.3~V \leq Vb \leq 2.7~V$  | 16 MHz < fмcк ≤ 20 MHz   | 14/fмск         |                 | -               |                 | _               |                 | _               |                  | ns   |
|  |               |   | 8 MHz < fмcк ≤ 16 MHz  | 12/fмск         |                 | _               |                 | _               |                 | _               |                  | ns   |
|  |               |   | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz                               | 8/fмск          |                 | 16/fмск         |                 | _               |                 | _               |                  | ns   |
|  |               |   | fMCK ≤ 4 MHz   | 6/ <b>f</b> мск |                 | 10/fмск         |                 | 10/fмск         |                 | 10/fмск         |                  | ns   |
|  |               | 1.8 V ≤ EVDD < 2.7 V,   | 20 MHz < f <sub>MCK</sub> ≤ 24 MHz                             | 36/fмск         |                 | _               |                 | _               |                 | _               |                  | ns   |
|  |               | 1.6 V ≤ Vb ≤ 2.0 V<br>Note 2  | 16 MHz < fмcк ≤ 20 MHz   | 32/fмск         |                 | _               |                 | _               |                 | _               |                  | ns   |
|  |               | Note 2  | 8 MHz < fмcк ≤ 16 MHz  | 26/fмск         |                 | _               |                 | _               |                 | _               |                  | ns   |
|  |               |   | 4 MHz < f <sub>MCK</sub> ≤ 8 MHz                               | 16/fмск         |                 | 16/fмск         |                 | _               |                 | _               |                  | ns   |
|  |               |   | fмcк ≤ 4 MHz   | 10/fмск         |                 | 10/fмск         |                 | 10/fмск         |                 | 10/fмск         |                  | ns   |
| SCKp high-/<br>low-level                   | tkH2,<br>tkL2 | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7$   | ' V ≤ Vb ≤ 4.0 V   | tксү2/2<br>- 12 |                 | tkcy2/2<br>- 50 |                 | tkcy2/2<br>- 50 |                 | tксү2/2 -<br>50 |                  | ns   |
| width                                      |               | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V, 2.3   | $3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V}$                | tксү2/2<br>- 18 |                 | tксү2/2<br>- 50 |                 | tксү2/2<br>- 50 |                 | tксү2/2 -<br>50 |                  | ns   |
|  |               | 1.8 V ≤ EV <sub>DD</sub> < 3.3 V, 1.6   | $S V \le V_b \le 2.0 V \text{ Note 2}$                         | tксү2/2<br>- 50 |                 | tксу2/2<br>- 50 |                 | tксу2/2<br>- 50 |                 | tксу2/2 -<br>50 |                  | ns   |
| SIp setup<br>time (to                      | tsik2         | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7$   | ' V ≤ Vb ≤ 4.0 V   | 1/fмcк<br>+ 20  |                 | 1/fмск<br>+ 30  |                 | 1/fмcк<br>+ 30  |                 | 1/fmck +<br>30  |                  | ns   |
| SCKp↑)<br>Note 3                           |               | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V, 2.3   | $3~V \leq V_b \leq 2.7~V$                                      | 1/fмcк<br>+ 20  |                 | 1/fмск<br>+ 30  |                 | 1/fмск<br>+ 30  |                 | 1/fmck +<br>30  |                  | ns   |
|  |               | 1.8 V ≤ EV <sub>DD</sub> < 3.3 V, 1.6   | $3 \text{ V} \leq \text{Vb} \leq 2.0 \text{ V} \text{ Note 2}$ | 1/fмcк<br>+ 30  |                 | 1/fмск<br>+ 30  |                 | 1/fмcк<br>+ 30  |                 | 1/fmck +<br>30  |                  | ns   |
| SIp hold<br>time (from<br>SCKp↑)<br>Note 3 | tksi2         |   |  | 1/fмск<br>+ 31  |                 | 1/fмск<br>+ 31  |                 | 1/fмск<br>+ 31  |                 | 1/fмск +<br>31  |                  | ns   |
| Delay time<br>from SCKp↓                   | tkso2         | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7$<br>$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ | $V \le Vb \le 4.0 V$ ,   |                 | 2/fмск<br>+ 120 |                 | 2/fмск<br>+ 573 |                 | 2/fмск<br>+ 573 |                 | 2/fмск<br>+ 573  | ns   |
| to SOp<br>output Note 4                    |               | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3$<br>$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$   | $3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V},$               |                 | 2/fмск<br>+ 214 |                 | 2/fмск<br>+ 573 |                 | 2/fмск<br>+ 573 |                 | 2/fмск<br>+ 573  | ns   |
|  |               | 1.8 V $\leq$ EV <sub>DD</sub> $<$ 3.3 V, 1.6 C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ                  | $S V \le V_b \le 2.0 V \text{ Note 2},$                        |                 | 2/fмск<br>+ 573 |                 | 2/fмск<br>+ 573 |                 | 2/fмск<br>+ 573 |                 | 2/fмск<br>+ 573  | ns   |

(Notes, Caution and Remarks are listed on the next page.)

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. Use it with  $EVDD \ge Vb$ .
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### CSI mode connection diagram (during communication at different potential)




- **Remark 1.** Rb[ $\Omega$ ]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- Remark 2. p: CSI number (p = 00 to 03), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 3. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03))

# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

# (10) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (simplified I<sup>2</sup>C mode)


(TA = -40 to 85°C, 1.8 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter                         | Sym         | Conditions   |                           | h-speed<br>Mode |                           | /-speed<br>Mode | ,                         | v-power<br>mode |                           | -voltage<br>Mode | Unit |
|-----------------------------------|-------------|--|---------------------------|-----------------|---------------------------|-----------------|---------------------------|-----------------|---------------------------|------------------|------|
|                                   | DOI         |  | MIN.                      | MAX.            | MIN.                      | MAX.            | MIN.                      | MAX.            | MIN.                      | MAX.             |      |
| SCLr clock<br>frequency           | fscL        | $ 4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, $ $ C_b = 50 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $   |                           | 1000<br>Note 1  |                           | 300<br>Note 1   |                           | 250<br>Note 1   |                           | 300<br>Note 1    | kHz  |
|                                   |             | $ 2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V},  2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ C_{\text{b}} = 50 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega $                                 |                           | 1000<br>Note 1  |                           | 300<br>Note 1   |                           | 250<br>Note 1   |                           | 300<br>Note 1    | kHz  |
|                                   |             | $4.0~V \leq EV_{DD} \leq 5.5~V, 2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$  |                           | 400<br>Note 1   |                           | 300<br>Note 1   |                           | 250<br>Note 1   |                           | 300<br>Note 1    | kHz  |
|                                   |             | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 100 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$  |                           | 400<br>Note 1   |                           | 300<br>Note 1   |                           | 250<br>Note 1   |                           | 300<br>Note 1    | kHz  |
|                                   |             | $1.8 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V} \text{ Note 2}, \\ C_b = 100 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega$   |                           | 300<br>Note 1   |                           | 300<br>Note 1   |                           | 250<br>Note 1   |                           | 300<br>Note 1    | kHz  |
| Hold time<br>when SCLr            | tLow        | $4.0~V \leq EV_{DD} \leq 5.5~V, 2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 475                       |                 | 1550                      |                 | 1550                      |                 | 1550                      |                  | ns   |
| = "L"                             |             | $2.7 \; V \leq EV_{DD} < 4.0 \; V,  2.3 \; V \leq V_b \leq 2.7 \; V,$ $C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega$  | 475                       |                 | 1550                      |                 | 1550                      |                 | 1550                      |                  | ns   |
|                                   |             | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$  | 1150                      |                 | 1550                      |                 | 1550                      |                 | 1550                      |                  | ns   |
|                                   |             | $2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega$  | 1150                      |                 | 1550                      |                 | 1550                      |                 | 1550                      |                  | ns   |
|                                   |             | $1.8~V \le EV_{DD} < 3.3~V,~1.6~V \le V_b \le 2.0~V~Note~2,$ $C_b = 100~pF,~R_b = 5.5~k\Omega$   | 1550                      |                 | 1550                      |                 | 1550                      |                 | 1550                      |                  | ns   |
| Hold time<br>when SCLr            | thigh       | $4.0~V \leq EV_{DD} \leq 5.5~V, 2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 245                       |                 | 610                       |                 | 610                       |                 | 610                       |                  | ns   |
| = "H"                             |             | $2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega$   | 200                       |                 | 610                       |                 | 610                       |                 | 610                       |                  | ns   |
|                                   |             | $ 4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, $ $ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.8 \text{ k}\Omega $  | 675                       |                 | 610                       |                 | 610                       |                 | 610                       |                  | ns   |
|                                   |             | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $ C_{\text{b}} = 100 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $   | 600                       |                 | 610                       |                 | 610                       |                 | 610                       |                  | ns   |
|                                   |             | $\begin{array}{c} 1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \ \text{Note 2}, \\ C_{\text{b}} = 100 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k}\Omega \end{array}$ | 610                       |                 | 610                       |                 | 610                       |                 | 610                       |                  | ns   |
| Data setup<br>time<br>(reception) | tsu:<br>DAT | $\begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V, } 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V,} \\ &C_b = 50 \text{ pF, } R_b = 2.7 \text{ k}\Omega \end{aligned}$   | 1/fмск<br>+ 135<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 2 |                 | 1/fмск<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                  | ns   |
|                                   |             | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ $C_{b} = 50 \text{ pF}, R_{b} = 2.7 \text{ k}\Omega$   | 1/fмск<br>+ 135<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 2 |                 | 1/fмск<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                  | ns   |
|                                   |             | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$  | 1/fмcк<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                  | ns   |
|                                   |             | $\label{eq:controller} \begin{split} 2.7 \ V & \leq EV_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b & = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$  | 1/fмcк<br>+ 190<br>Note 3 |                 | 1/fмcк<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                  | ns   |
|                                   |             | $\begin{array}{l} 1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \ \text{Note 2}, \\ C_{\text{b}} = 100 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k}\Omega \end{array}$ | 1/fмcк<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                 | 1/fмск<br>+ 190<br>Note 3 |                  | ns   |
| Data hold time (transmission)     | thd:<br>DAT | $ 4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, $ $ C_{\text{b}} = 50 \text{ pF},  R_{\text{b}} = 2.7 \text{ k}\Omega $  | 0                         | 305             | 0                         | 305             | 0                         | 305             | 0                         | 305              | ns   |
|                                   |             | $2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega$   | 0                         | 305             | 0                         | 305             | 0                         | 305             | 0                         | 305              | ns   |
|                                   |             | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$  | 0                         | 355             | 0                         | 355             | 0                         | 355             | 0                         | 355              | ns   |
|                                   |             | $ 2.7 \text{ V} \leq \text{EV}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $ C_{\text{b}} = 100 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $   | 0                         | 355             | 0                         | 355             | 0                         | 355             | 0                         | 355              | ns   |
|                                   |             | $ 1.8 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V} \text{ Note 2}, $ $ C_b = 100 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega $  | 0                         | 405             | 0                         | 405             | 0                         | 405             | 0                         | 405              | ns   |


- **Note 1.** The value must also be equal to or less than fMCK/4.
- Note 2. Use it with  $EVDD \ge Vb$ .
- Note 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (EVDD tolerance) mode for the SDAr pin and the N-ch open drain output (EVDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remark 1.** Rb[ $\Omega$ ]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** r: IIC number (r = 00, 01, 10 and 11), g: PIM, POM number (g = 0, 3 and 5)
- Remark 3. fmck: Serial array unit operation clock frequency

  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),

  n: Channel number (n = 0 to 3), mn = 00 to 03)

### 2.5.2 Serial interface IICA

### (1) I<sup>2</sup>C standard mode

(Ta = -40 to +85°C, 1.6 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter                | Symbol   | C  | conditions  | , ,  | h-speed<br>mode | ,    | v-speed<br>mode | LP (Low-power main) mode |      | LV (low-voltage main) mode |      | Unit |
|--------------------------|----------|--|---|------|-----------------|------|-----------------|--------------------------|------|----------------------------|------|------|
|                          |          |  |   | MIN. | MAX.            | MIN. | MAX.            | MIN.                     | MAX. | MIN.                       | MAX. |      |
| SCLA0 clock              | fscL     | Standard mode:                             | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 0    | 100             | 0    | 100             | 0                        | 100  | 0                          | 100  | kHz  |
| frequency                |          | fc∟k ≥ 1 MHz                               | 1.8 V ≤ EVDD ≤ 5.5 V  | 0    | 100             | 0    | 100             | 0                        | 100  | 0                          | 100  | kHz  |
|                          |          |  | $1.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$        | 0    | 100             | 0    | 100             | 0                        | 100  | 0                          | 100  | kHz  |
|                          |          |  | 1.6 V ≤ EVDD ≤ 5.5 V  | -    | _               | 0    | 100             | 0                        | 100  | 0                          | 100  | kHz  |
| Setup time of            | tsu: sta | $2.7 \text{ V} \leq \text{EV}_{DD} \leq 5$ | .5 V  | 4.7  |                 | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
| restart condition        |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.7  |                 | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
|                          |          | 1.7 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.7  |                 | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
|                          |          | 1.6 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | -    | _               | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
| Hold time Note 1         | thd: sta | $2.7 \text{ V} \leq \text{EV}_{DD} \leq 5$ | .5 V  | 4.0  |                 | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
|                          |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.0  |                 | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
|                          |          | 1.7 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.0  |                 | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
|                          |          | 1.6 V ≤ EV <sub>DD</sub> ≤ 5.              | 5 V   | -    | _               | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
| Hold time when           | tLOW     | $2.7~V \leq EV_{DD} \leq 5$                | .5 V  | 4.7  |                 | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
| SCLA0 = "L"              |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.7  |                 | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
|                          |          | 1.7 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.7  |                 | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
|                          |          | 1.6 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | -    | _               | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
| Hold time when           | tніgн    | $2.7~V \leq EV_{DD} \leq 5$                | .5 V  | 4.0  |                 | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
| SCLA0 = "H"              |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.0  |                 | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
|                          |          | 1.7 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.0  |                 | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
|                          |          | 1.6 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | -    | _               | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
| Data setup time          | tsu: DAT | $2.7~V \leq EV_{DD} \leq 5$                | .5 V  | 250  |                 | 250  |                 | 250                      |      | 250                        |      | ns   |
| (reception)              |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 250  |                 | 250  |                 | 250                      |      | 250                        |      | ns   |
|                          |          | 1.7 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 250  |                 | 250  |                 | 250                      |      | 250                        |      | ns   |
|                          |          | 1.6 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | -    | _               | 250  |                 | 250                      |      | 250                        |      | ns   |
| Data hold time           | thd: dat | $2.7~V \leq EV_{DD} \leq 5$                | .5 V  | 0    | 3.45            | 0    | 3.45            | 0                        | 3.45 | 0                          | 3.45 | μS   |
| (transmission)<br>Note 2 |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 0    | 3.45            | 0    | 3.45            | 0                        | 3.45 | 0                          | 3.45 | μS   |
| Note 2                   |          | 1.7 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 0    | 3.45            | 0    | 3.45            | 0                        | 3.45 | 0                          | 3.45 | μS   |
|                          |          | 1.6 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | -    | _               | 0    | 3.45            | 0                        | 3.45 | 0                          | 3.45 | μS   |
| Setup time of            | tsu: sto | $2.7~V \leq EV_{DD} \leq 5$                | .5 V  | 4.0  |                 | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
| stop condition           |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.0  |                 | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
|                          |          | 1.7 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | 4.0  |                 | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
|                          |          | 1.6 V ≤ EVDD ≤ 5                           | .5 V  | -    | _               | 4.0  |                 | 4.0                      |      | 4.0                        |      | μS   |
| Bus-free time            | tbur     | 2.7 V ≤ EVDD ≤ 5                           | .5 V  | 4.7  |                 | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
|                          |          | 1.8 V ≤ EVDD ≤ 5                           | .5 V  | 4.7  |                 | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
|                          |          | 1.7 V ≤ EVDD ≤ 5                           | .5 V  | 4.7  |                 | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |
|                          |          | 1.6 V ≤ EV <sub>DD</sub> ≤ 5               | .5 V  | _    | _               | 4.7  |                 | 4.7                      |      | 4.7                        |      | μS   |

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

**Note 2.** The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

 $\label{eq:Remark} \textbf{Remark} \qquad \text{The maximum value of $C_b$ (communication line capacitance) and the value of $R_b$ (communication line pull-up resistor) at that time in each mode are as follows.}$ 

Standard mode:  $C_b$  = 400 pF,  $R_b$  = 2.7 k $\Omega$ 

#### (2) I<sup>2</sup>C fast mode

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter                     | Symbo    | Cor                            |   |      | high-<br>main)<br>ode | speed | low-<br>main)<br>ode | power | Low-<br>main)<br>ode | volt | low-<br>age<br>mode | Unit |
|-------------------------------|----------|--------------------------------|---|------|-----------------------|-------|----------------------|-------|----------------------|------|---------------------|------|
|                               |          |                                |   | MIN. | MAX.                  | MIN.  | MAX.                 | MIN.  | MAX.                 | MIN. | MAX.                |      |
| SCLA0 clock frequency         | fscL     | Fast mode:                     | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 0    | 400                   | 0     | 400                  | 0     | 400                  | 0    | 400                 | kHz  |
|                               |          | fclk ≥ 3.5 MHz                 | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 V                            | 0    | 400                   | 0     | 400                  | 0     | 400                  | 0    | 400                 | kHz  |
| Setup time of restart         | tsu: sta | 2.7 V ≤ EVDD ≤ 5.5             | 5 V   | 0.6  |                       | 0.6   |                      | 0.6   |                      | 0.6  |                     | μS   |
| condition                     |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 | 5 V   | 0.6  |                       | 0.6   |                      | 0.6   |                      | 0.6  |                     | μS   |
| Hold time Note 1              | thd: STA | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 | 5 V   | 0.6  |                       | 0.6   |                      | 0.6   |                      | 0.6  |                     | μS   |
|                               |          | 1.8 V ≤ EVDD ≤ 5.5             | 5 V   | 0.6  |                       | 0.6   |                      | 0.6   |                      | 0.6  |                     | μS   |
| Hold time when SCLA0 = "L"    | tLOW     | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 | 5 V   | 1.3  |                       | 1.3   |                      | 1.3   |                      | 1.3  |                     | μS   |
|                               |          | 1.8 V ≤ EVDD ≤ 5.5             | 5 V   | 1.3  |                       | 1.3   |                      | 1.3   |                      | 1.3  |                     | μS   |
| Hold time when SCLA0 = "H"    | thigh    | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 | 5 V   | 0.6  |                       | 0.6   |                      | 0.6   |                      | 0.6  |                     | μS   |
|                               |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 | 5 V   | 0.6  |                       | 0.6   |                      | 0.6   |                      | 0.6  |                     | μS   |
| Data setup time (reception)   | tsu: DAT | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 | 5 V   | 100  |                       | 100   |                      | 100   |                      | 100  |                     | ns   |
|                               |          | 1.8 V ≤ EVDD ≤ 5.5             | 5 V   | 100  |                       | 100   |                      | 100   |                      | 100  |                     | ns   |
| Data hold time (transmission) | thd: dat | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5 | 5 V   | 0    | 0.9                   | 0     | 0.9                  | 0     | 0.9                  | 0    | 0.9                 | μS   |
| Note 2                        |          | 1.8 V ≤ EVDD ≤ 5.5             | 5 V   | 0    | 0.9                   | 0     | 0.9                  | 0     | 0.9                  | 0    | 0.9                 | μS   |
| Setup time of stop condition  | tsu: sto | 2.7 V ≤ EVDD ≤ 5.5             | 5 V   | 0.6  |                       | 0.6   |                      | 0.6   |                      | 0.6  |                     | μS   |
|                               |          | 1.8 V ≤ EV <sub>DD</sub> ≤ 5.5 | 5 V   | 0.6  |                       | 0.6   |                      | 0.6   |                      | 0.6  |                     | μS   |
| Bus-free time                 | tBUF     | 2.7 V ≤ EVDD ≤ 5.5             | 5 V   | 1.3  |                       | 1.3   |                      | 1.3   |                      | 1.3  |                     | μS   |
|                               |          | 1.8 V ≤ EVDD ≤ 5.5             | 5 V   | 1.3  |                       | 1.3   |                      | 1.3   |                      | 1.3  |                     | μS   |

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode:  $C_b = 320 \text{ pF}$ ,  $R_b = 1.1 \text{ k}\Omega$ 

### (3) I<sup>2</sup>C fast mode plus

### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

| Parameter                               | Symbo    | Со   | nditions   | speed | high-<br>main)<br>ode | LS (<br>speed<br>mo | main) | LP (Low-<br>power main)<br>mode |      | LV (low-<br>voltage<br>main) mode |      | Unit |
|---|----------|--|--|-------|-----------------------|---------------------|-------|---------------------------------|------|-----------------------------------|------|------|
|   |          |  |  | MIN.  | MAX.                  | MIN.                | MAX.  | MIN.                            | MAX. | MIN.                              | MAX. |      |
| SCLA0 clock frequency                   | fscL     | Fast mode plus:<br>fclk ≥ 10 MHz             | $2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 0     | 1000                  | -                   | -     | -                               | _    | -                                 | _    | kHz  |
| Setup time of restart condition         | tsu: sta | 2.7 V ≤ EVDD ≤ 5.5                           | 5 V  | 0.26  |                       | -                   | -     | =                               | _    | =                                 | -    | μS   |
| Hold time Note 1                        | thd: STA | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.5               | 5 V  | 0.26  |                       | _                   | _     | _                               | _    | _                                 | _    | μS   |
| Hold time when SCLA0 = "L"              | tLOW     | $2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.8$ | 5 V  | 0.5   |                       | _                   | _     | -                               | _    | -                                 | _    | μS   |
| Hold time when SCLA0 = "H"              | thigh    | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.8               | 5 V  | 0.26  |                       | _                   | _     | -                               | _    | -                                 | _    | μS   |
| Data setup time (reception)             | tsu: DAT | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.8               | 5 V  | 50    |                       | _                   | _     | _                               | _    | _                                 | _    | ns   |
| Data hold time (transmission)<br>Note 2 | thd: dat | 2.7 V ≤ EVDD ≤ 5.8                           | 5 V  | 0     | 0.45                  | =                   | -     | =                               | _    | =                                 | _    | μЅ   |
| Setup time of stop condition            | tsu: sto | $2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.3$ | 5 V  | 0.26  |                       | _                   | _     | _                               | _    | _                                 | _    | μS   |
| Bus-free time                           | tBUF     | 2.7 V ≤ EV <sub>DD</sub> ≤ 5.8               | 5 V  | 0.5   |                       | _                   | _     | -                               | _    | _                                 | _    | μS   |

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus:  $C_b$  = 120 pF,  $R_b$  = 1.1  $k\Omega$ 

#### **IICA** serial transfer timing



**Remark** n = 0, 1

### 2.6 Analog Characteristics

#### 2.6.1 A/D converter characteristics

#### Classification of A/D converter characteristics

| Reference Voltage Input channel                              | Reference voltage (+) = AVREFP<br>Reference voltage (-) = AVREFM | Reference voltage (+) = V <sub>DD</sub><br>Reference voltage (-) = Vss | Reference voltage (+) = Vвся<br>Reference voltage (-)= AVREFM |
|--|--|--|---|
| ANI0 to ANI3   | Refer to 2.6.1 (1).  | Refer to 2.6.1 (3).  | Refer to 2.6.1 (4).   |
| ANI16 to ANI22   | Refer to 2.6.1 (2).  |  |   |
| Internal reference voltage Temperature sensor output voltage | Refer to 2.6.1 (1).  |  | _   |

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 and ANI3, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

| Parameter                           | Symbol | Condition   | ns   | MIN.   | TYP.                  | MAX.   | Unit |
|-------------------------------------|--------|---|--|--------|-----------------------|--------|------|
| Resolution                          | RES    |   |  | 8      |                       | 10     | bit  |
| Overall error Note 1                | AINL   | 10-bit resolution   | 1.8 V ≤ AVREFP ≤ 5.5 V                           |        | 1.2                   | ±3.5   | LSB  |
|                                     |        | AV <sub>REFP</sub> = V <sub>DD</sub> Note 3                       | 1.6 V ≤ AVREFP ≤ 5.5 V Note 4                    |        | 1.2                   | ±7.0   | LSB  |
| Conversion time                     | tconv  | 10-bit resolution   | $3.6~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 2.125  |                       | 39     | μS   |
|                                     |        | Target pin: ANI2 and ANI3   | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 3.1875 |                       | 39     | μS   |
|                                     |        |   | $1.8~V \leq V_{DD} \leq 5.5~V$                   | 17     |                       | 39     | μS   |
|                                     |        |   | $1.6~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 57     |                       | 95     | μS   |
|                                     |        | 10-bit resolution   | $3.6~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 2.375  |                       | 39     | μS   |
|                                     |        | Target pin: Internal reference voltage,                           | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 3.5625 |                       | 39     | μS   |
|                                     |        | and temperature sensor output voltage                             | $1.8~V \leq V_{DD} \leq 5.5~V$                   | 17     |                       | 39     | μS   |
| Zero-scale error Notes 1, 2         | Ezs    | 10-bit resolution   | 1.8 V ≤ AVREFP ≤ 5.5 V                           |        |                       | ±0.25  | %FSR |
|                                     |        | AV <sub>REFP</sub> = V <sub>DD</sub> Note 3                       | 1.6 V ≤ AVREFP ≤ 5.5 V Note 4                    |        |                       | ±0.50  | %FSR |
| Full-scale error Notes 1, 2         | Ers    | 10-bit resolution   | 1.8 V ≤ AVREFP ≤ 5.5 V                           |        |                       | ±0.25  | %FSR |
|                                     |        | AV <sub>REFP</sub> = V <sub>DD</sub> Note 3                       | 1.6 V ≤ AVREFP ≤ 5.5 V Note 4                    |        |                       | ±0.50  | %FSR |
| Integral linearity error Note 1     | ILE    | 10-bit resolution   | 1.8 V ≤ AVREFP ≤ 5.5 V                           |        |                       | ±2.5   | LSB  |
|                                     |        | AV <sub>REFP</sub> = V <sub>DD</sub> Note 3                       | 1.6 V ≤ AVREFP ≤ 5.5 V Note 4                    |        |                       | ±5.0   | LSB  |
| Differential linearity error Note 1 | DLE    | 10-bit resolution   | 1.8 V ≤ AVREFP ≤ 5.5 V                           |        |                       | ±1.5   | LSB  |
|                                     |        | AV <sub>REFP</sub> = V <sub>DD</sub> Note 3                       | 1.6 V ≤ AVREFP ≤ 5.5 V Note 4                    |        |                       | ±2.0   | LSB  |
| Analog input voltage                | Vain   | ANI2 and ANI3   |  | 0      |                       | AVREFP | V    |
|                                     |        | Internal reference voltage (1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V)      |  | \      | / <sub>BGR</sub> Note | 5      | V    |
|                                     |        | Temperature sensor output voltage (1.8 V $\leq$ VDD $\leq$ 5.5 V) |  | Vī     | MPS25 No              | te 5   | V    |

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

**Note 3.** When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when AVREFP = VDD.

**Note 4.** Values when the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).

Note 5. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI22

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, 1.6 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

| Parameter                           | Symbol | Cond   | litions  | MIN.   | TYP. | MAX.                  | Unit |
|-------------------------------------|--------|--|--|--------|------|-----------------------|------|
| Resolution                          | RES    |  |  | 8      |      | 10                    | bit  |
| Overall error Note 1                | AINL   | 10-bit resolution  | 1.8 V ≤ AVREFP ≤ 5.5 V                             |        | 1.2  | ±5.0                  | LSB  |
|                                     |        | EV <sub>DD</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> Notes 3, 4 | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5                      |        | 1.2  | ±8.5                  | LSB  |
| Conversion time                     | tconv  | 10-bit resolution  | $3.6~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$   | 2.125  |      | 39                    | μS   |
|                                     |        | Target ANI pin: ANI16 to ANI22                                     | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$   | 3.1875 |      | 39                    | μS   |
|                                     |        |  | $1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ | 17     |      | 39                    | μS   |
|                                     |        |  | $1.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ | 57     |      | 95                    | μS   |
| Zero-scale error Notes 1, 2         | Ezs    | 10-bit resolution  | 1.8 V ≤ AVREFP ≤ 5.5 V                             |        |      | ±0.35                 | %FSR |
|                                     |        | EV <sub>DD</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> Notes 3, 4 | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5                      |        |      | ±0.60                 | %FSR |
| Full-scale error Notes 1, 2         | Ers    | 10-bit resolution  | 1.8 V ≤ AVREFP ≤ 5.5 V                             |        |      | ±0.35                 | %FSR |
|                                     |        | EV <sub>DD</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> Notes 3, 4 | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5                      |        |      | ±0.60                 | %FSR |
| Integral linearity error Note 1     | ILE    | 10-bit resolution  | 1.8 V ≤ AVREFP ≤ 5.5 V                             |        |      | ±3.5                  | LSB  |
|                                     |        | EV <sub>DD</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> Notes 3, 4 | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5                      |        |      | ±6.0                  | LSB  |
| Differential linearity error Note 1 | DLE    | 10-bit resolution  | 1.8 V ≤ AVREFP ≤ 5.5 V                             |        |      | ±2.0                  | LSB  |
|                                     |        | EV <sub>DD</sub> ≤ AV <sub>REFP</sub> = V <sub>DD</sub> Notes 3, 4 | 1.6 V ≤ AVREFP ≤ 5.5 V Note 5                      |        |      | ±2.5                  | LSB  |
| Analog input voltage                | VAIN   | ANI16 to ANI22   |  | 0      |      | AVREFP<br>and<br>EVDD | V    |

- Note 1. Excludes quantization error (±1/2 LSB).
- **Note 2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- **Note 3.** When  $EVDD \le AVREFP \le VDD$ , the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when AVREFP = VDD.

**Note 4.** When AVREFP  $\leq$  EVDD  $\leq$  VDD, the MAX. values are as follows.

Overall error: Add  $\pm 4.0$  LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add  $\pm 0.20\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add  $\pm 2.0$  LSB to the MAX. value when AVREFP = VDD.

Note 5. When the conversion time is set to 57  $\mu s$  (min.) and 95  $\mu s$  (max.).

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

| Parameter                       | Symbol | Conditions   |  | MIN.   | TYP.                  | MAX.  | Unit |
|---------------------------------|--------|--|--|--------|-----------------------|-------|------|
| Resolution                      | RES    |  |  | 8      |                       | 10    | bit  |
| Overall error Note 1            | AINL   | 10-bit resolution  | $1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ |        | 1.2                   | ±7.0  | LSB  |
|                                 |        |  | $1.6~V \leq V_{DD} \leq 5.5~V~Note~3$              |        | 1.2                   | ±10.5 | LSB  |
| Conversion time                 | tconv  | 10-bit resolution  | $3.6~V \leq V_{DD} \leq 5.5~V$                     | 2.125  |                       | 39    | μS   |
|                                 |        | Target pin: ANI0 to ANI3, ANI16 to ANI22   | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$   | 3.1875 |                       | 39    | μS   |
|                                 |        |  | $1.8~V \leq V_{DD} \leq 5.5~V$                     | 17     |                       | 39    | μS   |
|                                 |        |  | $1.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ | 57     |                       | 95    | μS   |
|                                 |        | 10-bit resolution  | $3.6~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$   | 2.375  |                       | 39    | μ\$  |
|                                 |        | Target pin: internal reference voltage, and temperature sensor output voltage          | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$   | 3.5625 |                       | 39    | μS   |
|                                 |        | temperature series surpar vertage  | $2.4~V \leq V_{DD} \leq 5.5~V$                     | 17     |                       | 39    | μS   |
| Zero-scale error Notes 1, 2     | Ezs    | 10-bit resolution  | $1.8~V \leq V_{DD} \leq 5.5~V$                     |        |                       | ±0.60 | %FSR |
|                                 |        |  | $1.6~V \leq V_{DD} \leq 5.5~V~Note~3$              |        |                       | ±0.85 | %FSR |
| Full-scale error Notes 1, 2     | Ers    | 10-bit resolution  | $1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ |        |                       | ±0.60 | %FSR |
|                                 |        |  | $1.6~V \leq V_{DD} \leq 5.5~V~Note~3$              |        |                       | ±0.85 | %FSR |
| Integral linearity error Note 1 | ILE    | 10-bit resolution  | $1.8~V \leq V_{DD} \leq 5.5~V$                     |        |                       | ±4.0  | LSB  |
|                                 |        |  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V Note 3             |        |                       | ±6.5  | LSB  |
| Differential linearity error    | DLE    | 10-bit resolution  | $1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ |        |                       | ±2.0  | LSB  |
| Note 1                          |        |  | 1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V Note 3             |        |                       | ±2.5  | LSB  |
| Analog input voltage            | Vain   | ANI0 to ANI3   |  | 0      |                       | VDD   | V    |
|                                 |        | ANI16 to ANI22   |  | 0      |                       | EVDD  | V    |
|                                 |        | Internal reference voltage<br>(1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V)                        |  | \      | / <sub>BGR</sub> Note | 4     | V    |
|                                 |        | Temperature sensor output voltage $(1.8 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V})$ |  | Vı     | TMPS25 Not            | e 4   | V    |

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. When the conversion time is set to 57  $\mu s$  (min.) and 95  $\mu s$  (max.).

Note 4. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 and ANI3, ANI16 to ANI22

(TA = -40 to +85°C, 1.8 V  $\leq$  VDD  $\leq$  5.5 V, 1.6 V  $\leq$  EVDD  $\leq$  VDD, Vss = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

| Parameter                           | Symbol | Conditions | MIN. | TYP. | MAX.                    | Unit  |
|-------------------------------------|--------|------------|------|------|-------------------------|-------|
| Resolution                          | RES    |            |      | 8    |                         | bit   |
| Conversion time                     | tconv  |            | 17   |      | 39                      | μS    |
| Zero-scale error Notes 1, 2         | Ezs    |            |      |      | ±0.60                   | % FSR |
| Integral linearity error Note 1     | ILE    |            |      |      | ±2.0                    | LSB   |
| Differential linearity error Note 1 | DLE    |            |      |      | ±1.0                    | LSB   |
| Analog input voltage                | VAIN   |            | 0    |      | V <sub>BGR</sub> Note 3 | V     |

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (-) = AVREFM.

# 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +85°C, 1.8 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter                         | Symbol  | Conditions   | MIN. | TYP. | MAX. | Unit  |
|-----------------------------------|---------|--|------|------|------|-------|
| Temperature sensor output voltage | VTMPS25 | Setting ADS register = 80H, Ta = +25°C             |      | 1.05 |      | V     |
| Internal reference voltage        | VBGR    | Setting ADS register = 81H                         | 1.38 | 1.45 | 1.5  | V     |
| Temperature coefficient           | FVTMPS  | Temperature sensor that depends on the temperature |      | -3.6 |      | mV/°C |
| Operation stabilization wait time | tamp    | $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$   | 5    |      |      | μS    |
|                                   |         | 1.8 V ≤ VDD < 2.4 V                                | 10   |      |      | μS    |

### 2.6.3 D/A converter characteristics

### (TA = -40 to +85°C, 1.6 V $\leq$ EVss $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

| Parameter     | Symbol | Conditions           |  | MIN. | TYP. | MAX. | Unit |
|---------------|--------|----------------------|--|------|------|------|------|
| Resolution    | RES    |                      |  |      |      | 8    | bit  |
| Overall error | AINL   | Rload = 4 M $\Omega$ | $1.8~V \leq V_{DD} \leq 5.5~V$                   |      |      | ±2.5 | LSB  |
|               |        | Rload = 8 MΩ         | $1.8~V \leq V_{DD} \leq 5.5~V$                   |      |      | ±2.5 | LSB  |
| Settling time | tset   | Cload = 20 pF        | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ |      |      | 3    | μS   |
|               |        |                      | 1.6 V ≤ V <sub>DD</sub> < 2.7 V                  |      |      | 6    | μS   |

# 2.6.4 Comparator

Comparator0: (TA = -40 to +85°C, 2.7 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V) Comparator1: (TA = -40 to +85°C, 1.6 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter   | Symbol | Co  | MIN.                                      | TYP.          | MAX. | Unit                         |     |
|---|--------|---|---|---------------|------|------------------------------|-----|
| Input voltage range   | VIREF0 | IVREF0 pin  |   | 0             |      | V <sub>DD</sub> - 1.4 Note 1 | V   |
|   | VIREF1 | IVREF1 pin  |   | 1.4<br>Note 1 |      | VDD                          | V   |
|   | VICMP  | IVCMP0 pin IVCMP1 pin                                 |   | -0.3          |      | V <sub>DD</sub> + 0.3        | V   |
|   |        |   |   | -0.3          |      | EV <sub>DD</sub> + 0.3       | V   |
| Output delay  | td     | V <sub>DD</sub> = 3.0 V<br>Input slew rate > 50 mV/μs | Comparator high-speed mode, standard mode |               |      | 1.2                          | μS  |
|   |        |   | Comparator high-speed mode, window mode   |               |      | 1.5                          | μS  |
|   |        |   | Comparator low-speed mode, standard mode  |               | 3    |                              | μS  |
|   |        |   | Comparator low-speed mode, window mode    |               | 4    |                              | μS  |
| Operation stabilization wait time                                       | tсмр   |   | •   | 100           |      |                              | μS  |
| Reference voltage<br>declination in channel 0<br>of internal DAC Note 2 | ∆VIDAC |   |   |               |      | ± 2.5                        | LSB |

Note 1. In window mode, make sure that  $VREF1 - VREF0 \ge 0.2 V$ .

Note 2. Only in CMP0

### 2.6.5 PGA

(TA = -40 to +85°C, 2.7 V  $\leq$  EVDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter   | Symbol             | Cor   | MIN.  | TYP. | MAX.                 | Unit                           |      |
|---|--------------------|---|---|------|----------------------|--------------------------------|------|
| Input offset voltage                                      | VIOPGA             |   |   |      |                      | ±10                            | mV   |
| Input voltage range                                       | VIPGA              |   |   | 0    |                      | 0.9 ×<br>V <sub>DD</sub> /Gain | V    |
| Output voltage range                                      | VIOHPGA            |   | $0.93 \times V_{DD}$                                |      |                      | V                              |      |
|   | VIOLPGA            |   |   |      | $0.07 \times V_{DD}$ | V                              |      |
| Gain error  |                    | x4, x8  |   |      |                      | ±1                             | %    |
|   |                    | x16   |   |      |                      | ±1.5                           | %    |
|   |                    | x32   |   |      |                      | ±2                             | %    |
| Slew rate   | SRRPGA             | Rising When VIN = 0.1VDD/gain to 0.9VDD/gain. 10 to 90% of output voltage amplitude | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V<br>(Other than x32) | 3.5  |                      |                                | V/µs |
|   |                    |   | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V (x32)               | 3.0  |                      |                                |      |
|   |                    |   | 2.7 V ≤ V <sub>DD</sub> ≤ 4.0V                      | 0.5  |                      |                                |      |
|   | SR <sub>FPGA</sub> | Falling When VIN= 0.1VDD/gain to 0.9VDD/gain. 90 to 10% of output voltage amplitude | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V<br>(Other than x32) | 3.5  |                      |                                |      |
|   |                    |   | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V (x32)               | 3.0  |                      |                                |      |
|   |                    |   | 2.7 V ≤ V <sub>DD</sub> ≤ 4.0V                      | 0.5  |                      |                                |      |
| Reference voltage stabilization wait time <sup>Note</sup> | <b>t</b> PGA       | x4, x8  |   |      |                      | 5                              | μs   |
|   |                    | x16, x32  |   |      |                      | 10                             | μs   |


Note Time required until a state is entered where the DC and AC specifications of the PGA are satisfied after the PGA operation has been enabled (PGAEN = 1).

## 2.6.6 POR circuit characteristics

(TA = -40 to +85°C, Vss = 0 V)

| Parameter                  | Symbol | Conditions                       | MIN. | TYP. | MAX. | Unit |
|----------------------------|--------|----------------------------------|------|------|------|------|
| Detection voltage          | VPOR   | Power supply rise time           | 1.47 | 1.51 | 1.55 | V    |
|                            | VPDR   | Power supply fall time Note 1    | 1.46 | 1.50 | 1.54 | V    |
| Minimum pulse width Note 2 | Tpw1   | Other than STOP/SUB HALT/SUB RUN | 300  |      |      | μS   |
|                            | TPW2   | STOP/SUB HALT/SUB RUN            | 300  |      |      | μS   |

- **Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 2.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



# 2.6.7 LVD circuit characteristics

# (1) LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| F                    | Parameter            | Symbol | Conditions             | MIN. | TYP. | MAX. | Unit |
|----------------------|----------------------|--------|------------------------|------|------|------|------|
| Detection voltage    | Supply voltage level | VLVD0  | Power supply rise time | 3.98 | 4.06 | 4.14 | V    |
|                      |                      |        | Power supply fall time | 3.90 | 3.98 | 4.06 | V    |
|                      |                      | VLVD1  | Power supply rise time | 3.68 | 3.75 | 3.82 | V    |
|                      |                      |        | Power supply fall time | 3.60 | 3.67 | 3.74 | V    |
|                      |                      | VLVD2  | Power supply rise time | 3.07 | 3.13 | 3.19 | V    |
|                      |                      |        | Power supply fall time | 3.00 | 3.06 | 3.12 | V    |
|                      |                      | VLVD3  | Power supply rise time | 2.96 | 3.02 | 3.08 | V    |
|                      |                      |        | Power supply fall time | 2.90 | 2.96 | 3.02 | V    |
|                      |                      | VLVD4  | Power supply rise time | 2.86 | 2.92 | 2.97 | V    |
|                      |                      |        | Power supply fall time | 2.80 | 2.86 | 2.91 | V    |
|                      |                      | VLVD5  | Power supply rise time | 2.76 | 2.81 | 2.87 | V    |
|                      |                      |        | Power supply fall time | 2.70 | 2.75 | 2.81 | V    |
|                      |                      | VLVD6  | Power supply rise time | 2.66 | 2.71 | 2.76 | V    |
|                      |                      |        | Power supply fall time | 2.60 | 2.65 | 2.70 | V    |
|                      |                      | VLVD7  | Power supply rise time | 2.56 | 2.61 | 2.66 | V    |
|                      |                      |        | Power supply fall time | 2.50 | 2.55 | 2.60 | V    |
|                      |                      | VLVD8  | Power supply rise time | 2.45 | 2.50 | 2.55 | V    |
|                      |                      |        | Power supply fall time | 2.40 | 2.45 | 2.50 | V    |
|                      |                      | VLVD9  | Power supply rise time | 2.05 | 2.09 | 2.13 | V    |
|                      |                      |        | Power supply fall time | 2.00 | 2.04 | 2.08 | V    |
|                      |                      | VLVD10 | Power supply rise time | 1.94 | 1.98 | 2.02 | V    |
|                      |                      |        | Power supply fall time | 1.90 | 1.94 | 1.98 | V    |
|                      |                      | VLVD11 | Power supply rise time | 1.84 | 1.88 | 1.91 | V    |
|                      |                      |        | Power supply fall time | 1.80 | 1.84 | 1.87 | V    |
|                      |                      | VLVD12 | Power supply rise time | 1.74 | 1.77 | 1.81 | V    |
|                      |                      |        | Power supply fall time | 1.70 | 1.73 | 1.77 | V    |
|                      |                      | VLVD13 | Power supply rise time | 1.64 | 1.67 | 1.70 | V    |
|                      |                      |        | Power supply fall time | 1.60 | 1.63 | 1.66 | V    |
| Minimum pulse widt   | h                    | t∟w    |                        | 300  |      |      | μS   |
| Detection delay time | )                    |        |                        |      |      | 300  | μS   |

## (2) LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter     | Symbol | Condi                              | itions                       | MIN. | TYP. | MAX. | Unit |
|---------------|--------|------------------------------------|------------------------------|------|------|------|------|
| Interrupt and | VLVDA0 | VPOC0, VPOC1, VPOC2 = 0, 0, 0, fal | ling reset voltage           | 1.60 | 1.63 | 1.66 | V    |
| reset mode    | VLVDA1 | LVIS0, LVIS1 = 1, 0                | Rising release reset voltage | 1.74 | 1.77 | 1.81 | V    |
|               |        |                                    | Falling interrupt voltage    | 1.70 | 1.73 | 1.77 | V    |
|               | VLVDA2 | LVIS0, LVIS1 = 0, 1                | Rising release reset voltage | 1.84 | 1.88 | 1.91 | V    |
|               |        |                                    | Falling interrupt voltage    | 1.80 | 1.84 | 1.87 | V    |
|               | VLVDA3 | LVIS0, LVIS1 = 0, 0                | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|               |        |                                    | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|               | VLVDB0 | VPOC0, VPOC1, VPOC2 = 0, 0, 1, fal | ling reset voltage           | 1.80 | 1.84 | 1.87 | V    |
|               | VLVDB1 | LVIS0, LVIS1 = 1, 0                | Rising release reset voltage | 1.94 | 1.98 | 2.02 | V    |
|               |        |                                    | Falling interrupt voltage    | 1.90 | 1.94 | 1.98 | V    |
|               | VLVDB2 | LVIS0, LVIS1 = 0, 1                | Rising release reset voltage | 2.05 | 2.09 | 2.13 | V    |
|               |        |                                    | Falling interrupt voltage    | 2.00 | 2.04 | 2.08 | V    |
|               | VLVDB3 | LVIS0, LVIS1 = 0, 0                | Rising release reset voltage | 3.07 | 3.13 | 3.19 | V    |
|               |        |                                    | Falling interrupt voltage    | 3.00 | 3.06 | 3.12 | V    |
|               | VLVDC0 | VPOC0, VPOC1, VPOC2 = 0, 1, 0, fal | ling reset voltage           | 2.40 | 2.45 | 2.50 | V    |
|               | VLVDC1 | LVIS0, LVIS1 = 1, 0                | Rising release reset voltage | 2.56 | 2.61 | 2.66 | V    |
|               |        |                                    | Falling interrupt voltage    | 2.50 | 2.55 | 2.60 | V    |
|               | VLVDC2 | LVIS0, LVIS1 = 0, 1                | Rising release reset voltage | 2.66 | 2.71 | 2.76 | V    |
|               |        |                                    | Falling interrupt voltage    | 2.60 | 2.65 | 2.70 | V    |
|               | VLVDC3 | LVIS0, LVIS1 = 0, 0                | Rising release reset voltage | 3.68 | 3.75 | 3.82 | V    |
|               |        |                                    | Falling interrupt voltage    | 3.60 | 3.67 | 3.74 | V    |
|               | VLVDD0 | VPOC0, VPOC1, VPOC2 = 0, 1, 1, fal | ling reset voltage           | 2.70 | 2.75 | 2.81 | V    |
|               | VLVDD1 | LVIS0, LVIS1 = 1, 0                | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|               |        |                                    | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|               | VLVDD2 | LVIS0, LVIS1 = 0, 1                | Rising release reset voltage | 2.96 | 3.02 | 3.08 | V    |
|               |        |                                    | Falling interrupt voltage    | 2.90 | 2.96 | 3.02 | V    |
|               | VLVDD3 | LVIS0, LVIS1 = 0, 0                | Rising release reset voltage | 3.98 | 4.06 | 4.14 | V    |
|               |        |                                    | Falling interrupt voltage    | 3.90 | 3.98 | 4.06 | V    |

# 2.6.8 Power supply voltage rising slope characteristics

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$ 

| Parameter                         | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|------------|------|------|------|------|
| Power supply voltage rising slope | SVDD   |            |      |      | 54   | V/ms |


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 2.4 AC Characteristics.

### 2.7 RAM Data Retention Characteristics

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, VSS = 0 V)

| Parameter                     | Symbol | Conditions | MIN.      | TYP. | MAX. | Unit |
|-------------------------------|--------|------------|-----------|------|------|------|
| Data retention supply voltage | VDDDR  |            | 1.46 Note |      | 5.5  | V    |

**Note** The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



# 2.8 Flash Memory Programming Characteristics

 $(TA = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le EVDD \le VDD \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$ 

| Parameter                                      | Symbol | Conditi               | MIN.      | TYP.    | MAX.      | Unit |       |
|--|--------|-----------------------|-----------|---------|-----------|------|-------|
| System clock frequency                         | fclk   |                       |           | 1       |           | 24   | MHz   |
| Number of code flash rewrites<br>Notes 1, 2, 3 | Cerwr  | Retained for 20 years | TA = 85°C | 1,000   |           |      | Times |
| Number of data flash rewrites                  |        | Retained for 1 year   | TA = 25°C |         | 1,000,000 |      |       |
| Notes 1, 2, 3                                  |        | Retained for 5 years  | TA = 85°C | 100,000 |           |      |       |
|  |        | Retained for 20 years | Ta = 85°C | 10,000  |           |      |       |

- Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
- Note 2. When using flash memory programmer and Renesas Electronics self-programming library
- **Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

# 2.9 Dedicated Flash Memory Programmer Communication (UART)

### (TA = -40 to +85°C, 1.8 $V \le EVDD \le VDD \le 5.5 V$ , Vss = 0 V)


| Parameter     | Symbol | Conditions                | MIN.    | TYP. | MAX.      | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate |        | During serial programming | 115,200 |      | 1,000,000 | bps  |

## 2.10 Timing of Entry to Flash Memory Programming Modes

#### $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EVDD} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter  | Symbol  | Conditions   | MIN. | TYP. | MAX. | Unit |
|--|---------|--|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified Note 1  | tsuinit | POR and LVD reset must end before the external reset ends. |      |      | 100  | ms   |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends Note 1  | tsu     | POR and LVD reset must end before the external reset ends. | 10   |      |      | μЅ   |
| How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory) Notes 1, 2 | thD     | POR and LVD reset must end before the external reset ends. | 1    |      |      | ms   |

- Note 1. Deassertion of the POR and LVD reset signals must precede deassertion of the pin reset signal.
- **Note 2.** This excludes the flash firmware processing time (723  $\mu$ s).



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)

# 3. ELECTRICAL SPECIFICATIONS (TA = -40 to +105°C)

This chapter describes the following electrical specifications. Target products G: Industrial applications (TA = -40 to +105 °C) R5F105xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G11 User's Manual.
- Caution 3. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C.

  Derating is the systematic reduction of load for the sake of improved reliability.
- Caution 4. When operating temperature exceeds 85°C, only HS (high-speed main) mode can be used as the flash operation mode. Regulator mode should be used with the normal setting (MCSEL = 0).
- Caution 5. The EVDD pin is not present on products with 24 or less pins. Accordingly, replace EVDD with VDD and the voltage condition  $1.6 \le \text{EVDD} \le 5.5 \text{ V}$  with  $1.6 \le \text{VDD} \le 5.5 \text{ V}$ .
- **Remark** When the products "G: Industrial applications" is used in the range of TA = -40 to +85°C, see 2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C).

| Fields of application                              | A: Consumer applications   | G: Industrial applications  |
|--|--|---|
| Operating ambient temperature                      | TA = -40 to +85 °  | TA = -40 to +105 °  |
| Operating mode Operating Voltage Range             | HS (High-speed main) mode: $2.7 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V} \textcircled{0} \text{ 1 MHz to 24 MHz}$ $2.4 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V} \textcircled{0} \text{ 1 MHz to 16 MHz}$ $LS \text{ (Low-speed main) mode:}$ $1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V} \textcircled{0} \text{ 1 MHz to 8 MHz}$ $LV \text{ (Low-voltage main) mode:}$ $1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V} \textcircled{0} \text{ 1 MHz to 4 MHz}$ | Only in HS (High-speed main) mode: 2.7 V $\leq$ VDD $\leq$ 5.5 V @ 1 MHz to 24 MHz 2.4 V $\leq$ VDD $\leq$ 5.5 V @ 1 MHz to 16 MHz  |
| High-speed on-chip oscillator clock to an accuracy | 1.8 V \( \text{VDD} \le 5.5 V:\) \( \pm 1.0\) \( \text{@ TA} = -20 \text{ to +85 °C} \) \( \pm 1.5\) \( \text{@ TA} = -40 \text{ to -20 °C} \) \( 1.6 \text{ V} \) \( \text{VDD} \le 1.8 \text{ V:} \) \( \pm 5.0\) \( \text{@ TA} = -20 \text{ to +85 °C} \) \( \pm 5.5\) \( \text{@ TA} = -40 \text{ to -20 °C} \)   | 2.4 V \( \times \text{VDD} \( \leq 5.5 \text{ V:} \) \( \pm 2.0\% \) \( \text{TA} = +85 \text{ to} +105 \cap C \) \( \pm 1.0\% \) \( \text{TA} = -20 \text{ to} +85 \cap C \) \( \pm 1.5\% \) \( \text{TA} = -40 \text{ to} -20 \cap C \) |
| Serial array unit                                  | UART CSI: fcLk/2 (12Mbps are supported ), fcLk/4 Simplified I <sup>2</sup> C   | UART<br>CSI: fcLk/4<br>Simplified I <sup>2</sup> C  |
| IICA   | Standard mode<br>Fast mode<br>Fast mode plus   | Standard mode<br>Fast mode  |
| Voltage Detector                                   | • Rising: 1.67 V to 4.06 V (14 levels) • Falling: 1.63 V to 3.98 V (14 levels)   | • Rising: 2.61 V to 4.06 V (8 levels) • Falling: 2.55 V to 3.98 V (8 levels)  |

**Remark** The electrical characteristics for "G: Industrial applications" differ from those for "A: Consumer applications" when the product is in use in an ambient temperature over 85°C. For details, see 3.1 to 3.10 in the following pages.

# 3.1 Absolute Maximum Ratings

(1/2)

| Parameter              | Symbols         | Conditions                                       | Ratings  | Unit |
|------------------------|-----------------|--|--|------|
| Supply voltage         | Vdd, EVdd       | V <sub>DD</sub> ≤ EV <sub>DD</sub>               | -0.5 to + 6.5  | ٧    |
|                        | AVREFP          |  | 0.3 to V <sub>DD</sub> + 0.3 Note 2  | V    |
|                        | AVREFM          |  | -0.3 to V <sub>DD</sub> + 0.3 Note 2<br>and AV <sub>REFM</sub> ≤ AV <sub>REFP</sub>  | V    |
| REGC pin input voltage | VIREGC          | REGC   | -0.3 to + 2.8<br>and -0.3 to V <sub>DD</sub> + 0.3 Note 1                            | V    |
| Input voltage          | VI1             | P00, P01, P30 to P33, P40, and P51 to P56        | -0.3 to EVDD + 0.3<br>and -0.3 to VDD + 0.3 Note 2                                   | V    |
|                        | Vı2             | P20 to P23, P121, P122, P125, P137, EXCLK, RESET | -0.3 to V <sub>DD</sub> + 0.3 Note 2   | V    |
| Output voltage         | Vo <sub>1</sub> | P00, P01, P30 to P33, P40, and P51 to P56        | -0.3 to EVDD + 0.3<br>and -0.3 to VDD + 0.3 Note 2                                   | V    |
|                        | Vo2             | P20 to P23                                       | -0.3 to V <sub>DD</sub> + 0.3 Note 2   | V    |
| Analog input voltage   | VAI1            | ANI16 to ANI22                                   | -0.3 to EV <sub>DD</sub> + 0.3<br>and -0.3 to AV <sub>REF</sub> (+) + 0.3 Notes 2, 3 | V    |
|                        | VAI2            | ANI0 to ANI3                                     | -0.3 to V <sub>DD</sub> + 0.3<br>and -0.3 to AV <sub>REF</sub> (+) + 0.3 Notes 2, 3  | V    |

- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- **Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

  That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- **Remark 2.** AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage

(2/2)

|                          |                   |                          |                                       |             | •    |
|--------------------------|-------------------|--------------------------|---------------------------------------|-------------|------|
| Parameter                | Symbols           |                          | Conditions                            | Ratings     | Unit |
| Output current, high     | Іон1              | Per pin                  | P00, P01, P30 to P33, P40, P51 to P56 | -40         | mA   |
|                          |                   | Total of all pins        | P00, P01, P40                         | -70         | mA   |
|                          |                   | -170 mA                  | P30 to P33, P51 to P56                | -100        | mA   |
|                          | <b>І</b> ОН2      | Per pin                  | P20 to P23                            | -0.5        | mA   |
|                          | Total of all pins |                          | -2                                    | mA          |      |
| Output current, low IOL1 | lOL1              | Per pin                  | P00, P01, P30 to P33, P40, P51 to P56 | 40          | mA   |
|                          |                   | Total of all pins        | P00, P01, P40                         | 70          | mA   |
|                          |                   | 170 mA                   | P30 to P33, P51 to P56                | 100         | mA   |
|                          | IOL2              | Per pin                  | P20 to P23                            | 1           | mA   |
|                          |                   | Total of all pins        |                                       | 4           | mA   |
| Operating ambient        | TA                | In normal operation mode |                                       | -40 to +105 | °C   |
| temperature              |                   | In flash memory          | 1                                     |             |      |
| Storage temperature      | Tstg              |                          |                                       | -65 to +150 | °C   |

### Caution

Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

#### 3.2 Oscillator Characteristics

#### 3.2.1 X1 characteristics

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Resonator                                | Resonator          | Conditions   | MIN. | TYP. | MAX. | Unit |
|--|--------------------|--|------|------|------|------|
| X1 clock oscillation frequency (fx) Note | Ceramic resonator/ | $2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$ | 1.0  |      | 20.0 | MHz  |
|  | crystal resonator  | $2.4~V \leq V_{DD} < 2.7~V$                                | 1.0  |      | 16.0 |      |
|  |                    | $1.8~V \leq V_{DD} < 2.4~V$                                | 1.0  |      | 8.0  |      |
|  |                    | $1.6~V \leq V_{DD} < 1.8~V$                                | 1.0  |      | 4.0  |      |

Note Indicates only permissible oscillator frequency ranges. Refer to 3.4 AC Characteristics for instruction execution time.

Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator, refer to 6.4 System Clock Oscillator in the RL78/G11 User's Manual.

# 3.2.2 On-chip oscillator characteristics

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

| Oscillators   | Parameters | Conditions                      | MIN. | TYP.   | MAX. | Unit |
|---|------------|---------------------------------|------|--------|------|------|
| High-speed on-chip oscillator clock frequency Notes 1, 2                            | fıн        | 2.7 V ≤ VDD ≤ 5.5 V             | 1    |        | 24   | MHz  |
|   |            | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V | 1    |        | 16   |      |
| High-speed on-chip oscillator clock frequency accuracy                              |            | TA = +85°C to +105°C            | -2   |        | 2    | %    |
|   |            | T <sub>A</sub> = -20°C to +85°C | -1   |        | 1    | %    |
|   |            | T <sub>A</sub> = -40°C to -20°C | -1.5 |        | 1.5  | %    |
| Middle-speed on-chip oscillator oscillation frequency Note 2                        | fім        |                                 | 1    |        | 4    | MHz  |
| Middle-speed on-chip oscillator oscillation frequency accuracy                      |            |                                 | -12  |        | +12  | %    |
| Temperature drift of Middle-speed on-chip oscillator oscillation frequency accuracy | DIMT       |                                 |      | ± 0.05 |      | %/°C |
| Voltage drift of Middle-speed on-chip oscillator oscillation frequency accurac      | DIMV       | TA = 25°C                       |      | 0.1    |      | %/V  |
| Low-speed on-chip oscillator clock frequency Note 2                                 | fiL        |                                 |      | 15     |      | kHz  |
| Low-speed on-chip oscillator clock frequency accuracy                               |            |                                 | -15  |        | +15  | %    |

**Note 1.** High-speed on-chip oscillator frequency is selected with bits 0 to 3 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to 3.4 AC Characteristics for instruction execution time.

#### 3.3 DC Characteristics

### 3.3.1 Pin characteristics

#### $(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le EVDD = VDD \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/5)

| Items                          | Symbol | Conditions  |  | MIN. | TYP. | MAX.           | Unit |
|--------------------------------|--------|---|--|------|------|----------------|------|
| Output current, high<br>Note 1 | Іон1   | Per pin for P00, P01, P30 to P33, P40, and P51 to P56           |  |      |      | -3.0<br>Note 2 | mA   |
|                                |        | Total of P00, P01, and P40                                      | $4.0~V \leq EV_{DD} \leq 5.5~V$                        |      |      | -30.0          | mA   |
|                                |        | (When duty ≤ 70% Note 3)  | $2.7~V \leq EV_{DD} \leq 4.0~V$                        |      |      | -10.0          | mA   |
|                                |        |   | 2.4 V ≤ EV <sub>DD</sub> < 2.7 V                       |      |      | -5.0           | mA   |
|                                |        | Total of P30 to P33, and P51 to P56                             | $4.0~V \leq EV_{DD} \leq 5.5~V$                        |      |      | -30.0          | mA   |
|                                |        | (When duty ≤ 70% Note 3)  | $2.7 \text{ V} \leq \text{EV}_{DD} \leq 4.0 \text{ V}$ |      |      | -19.0          | mA   |
|                                |        |   | 2.4 V ≤ EVDD < 2.7 V                                   |      |      | -10.0          | mA   |
|                                |        | Total of all pins $(\text{When duty} \leq 70\% \text{ Note 3})$ |  |      |      | -60.0          | mA   |
|                                | Іон2   | Per pin for P20 to P23  |  |      |      | -0.1<br>Note 2 | mA   |
|                                |        | Total of all pins (When duty $\leq 70\%$ Note $^3$ )            | $2.4~V \leq V \text{DD} \leq 5.5~V$                    |      |      | -0.4           | mA   |

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD pin to an output pin.

**Note 3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01)

<Example> Where n = 80% and IOH = -10.0 mA

Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P01, P20, P30 to P33, P40 and P51 to P56 do not output high level in N-ch open-drain mode.

**Note 2.** Do not exceed the total current value.

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(2/5)

| Items                         | Symbol | Conditions  |                                  | MIN. | TYP. | MAX.          | Unit |
|-------------------------------|--------|---|----------------------------------|------|------|---------------|------|
| Output current, low<br>Note 1 | lOL1   | Per pin for P00, P01, P30 to P33, P40, and P51 to P56     |                                  |      |      | 8.5<br>Note 2 | mA   |
|                               |        | Total of P00, P01, and P40                                | $4.0~V \leq EV_{DD} \leq 5.5~V$  |      |      | 40.0          | mA   |
|                               |        | (When duty ≤ 70% Note 3)                                  | $2.7~V \leq EV_{DD} \leq 4.0~V$  |      |      | 15.0          | mA   |
|                               |        |   | 2.4 V ≤ EV <sub>DD</sub> < 2.7 V |      |      | 9.0           | mA   |
|                               |        | Total of P30 to P33, and P51 to P56                       | $4.0~V \leq EV_{DD} \leq 5.5~V$  |      |      | 40.0          | mA   |
|                               |        | (When duty ≤ 70% Note 3)                                  | $2.7~V \leq EV_{DD} \leq 4.0~V$  |      |      | 35.0          | mA   |
|                               |        |   | 2.4 V ≤ EV <sub>DD</sub> < 2.7 V |      |      | 20.0          | mA   |
|                               |        | Total of all pins (When duty $\leq 70\%$ Note $^3$ )      |                                  |      |      | 80.0          | mA   |
|                               | lOL2   | Per pin for P20 to P23                                    |                                  |      |      | 0.4<br>Note 2 | mA   |
|                               |        | Total of all pins<br>(When duty ≤ 70% <sup>Note 3</sup> ) | $2.4~V \leq V_{DD} \leq 5.5~V$   |      |      | 1.6           | mA   |

- Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin.
- Note 2. Do not exceed the total current value.
- **Note 3.** Specification under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins =  $(IoL \times 0.7)/(n \times 0.01)$ 

•

<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

## (Ta = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(3/5)

| Items               | Symbol | Conditions                                | 3   | MIN.     | TYP. | MAX.     | Unit |
|---------------------|--------|---|---|----------|------|----------|------|
| Input voltage, high | VIH1   | P00, P01, P30 to P33, P40, and P51 to P56 | Normal mode   | 0.8 EVDD |      | EVDD     | V    |
|                     | VIH2   | P00, P30 to P32, P40, P51 to P56          | TTL mode $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 2.2      |      | EVDD     | V    |
|                     |        |   | TTL mode<br>3.3 V ≤ EV <sub>DD</sub> < 4.0 V                  | 2.0      |      | EVDD     | V    |
|                     |        |   | TTL mode<br>1.6 V ≤ EV <sub>DD</sub> < 3.3 V                  | 1.5      |      | EVDD     | V    |
|                     | VIH3   | P20 to P23 (digital input)                | -   | 0.7 Vdd  |      | VDD      | V    |
|                     | VIH4   | P20 (SDAA0 input), P121, P122, RESET      | P125, P137, EXCLK,  | 0.8 Vdd  |      | VDD      | V    |
| Input voltage, low  | VIL1   | P00, P01, P30 to P33, P40, and P51 to P56 | Normal mode   | 0        |      | 0.2 EVDD | ٧    |
|                     | VIL2   | P00, P30 to P32, P40, P51 to P56          | TTL mode $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ | 0        |      | 0.8      | V    |
|                     |        |   | TTL mode<br>3.3 V ≤ EV <sub>DD</sub> < 4.0 V                  | 0        |      | 0.5      | V    |
|                     |        |   | TTL mode<br>1.6 V ≤ EV <sub>DD</sub> < 3.3 V                  | 0        |      | 0.32     | V    |
|                     | VIH3   | P20 to P23 (digital input)                | •   | 0        |      | 0.3 VDD  | V    |
|                     | VIH4   | P20 (SDAA0 input), P121, P122, RESET      | P125, P137, EXCLK,  | 0        |      | 0.2 VDD  | V    |

Caution The maximum value of Vih of pins P00, P01, P20, P30 to P33, P40 and P51 to P56 is Vdd or EVdd, even in the N-ch open-drain mode.

(P20: VDD

P00, P01,P 30-P33, P40, P51-P56: EVDD)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD = VDD  $\leq$  5.5 V, Vss = 0 V)

(4/5)

| Items                | Symbol | Condi  | tions   | MIN.       | TYP. | MAX. | Unit |
|----------------------|--------|--|---|------------|------|------|------|
| Output voltage, high | Vон1   | P00, P01, P30 to P33, P40, and P51 to P56    | 4.0 V ≤ EVDD ≤ 5.5 V,<br>IOH = -3.0 mA  | EVDD - 0.7 |      |      | V    |
|                      |        |  | $2.7 \text{ V} \le \text{EVdd} \le 5.5 \text{ V},$ $\text{IoH} = -2.0 \text{ mA}$ | EVDD - 0.6 |      |      | V    |
|                      |        |  | 2.4 V ≤ EVDD ≤ 5.5 V<br>IOH = -1.5 mA   | EVDD - 0.5 |      |      | V    |
|                      | VOH2   | P20 to P23                                   | $2.4~V \le V$ DD $\le 5.5~V$ , IOH = $-100~\mu$ A                                 | VDD - 0.5  |      |      | V    |
| Output voltage, low  | VOL1   | P00, P01, P30 to P33, P40,<br>and P51 to P56 | 4.0 V ≤ EVDD ≤ 5.5 V,<br>IOL = 8.5 mA   |            |      | 0.7  | V    |
|                      |        |  | 2.7 V ≤ EVDD ≤ 5.5 V,<br>IOL = 3.0 mA   |            |      | 0.6  | V    |
|                      |        |  | 2.7 V ≤ EVDD ≤ 5.5 V,<br>IOL = 1.5 mA   |            |      | 0.4  | V    |
|                      |        |  | 2.4 V ≤ EVDD ≤ 5.5 V,<br>IOL = 0.6 mA   |            |      | 0.4  | V    |
|                      | VOL2   | P20 to P23                                   | $2.4~V \leq V_{DD} \leq 5.5~V,$ $I_{OL} = 400~\mu A$                              |            |      | 0.4  | V    |

Caution P00, P01, P20, P30 to P33, P40 and P51 to P56 do not output high level in N-ch open-drain mode.

# (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(5/5)

| Items                       | Symbol | Cond   | itions       |                                       | MIN. | TYP. | MAX. | Unit |
|-----------------------------|--------|--|--------------|---------------------------------------|------|------|------|------|
| Input leakage current, high | ILIH1  | P00, P01, P30 to P33, P40, and P51 to P56      | VI = EVDD    |                                       |      |      | 1    | μА   |
|                             | ILIH2  | P20 to P23, P125, P137, RESET                  | VI = VDD     |                                       |      |      | 1    | μА   |
|                             | Ішнз   | P121, P122, X1, X2, EXCLK                      | VI = VDD     | In input port or external clock input |      |      | 1    | μА   |
|                             |        |  |              | In resonator connection               |      |      | 10   | μА   |
| Input leakage current, low  | ILIL1  | P00, P01, P30 to P33, P40, and P51 to P56      | VI = VSS     |                                       |      |      | -1   | μА   |
|                             | ILIL2  | P20 to P23, P125, P137, RESET                  | Vı = Vss     |                                       |      |      | -1   | μΑ   |
|                             | ILIL3  | P121, P122, X1, X2, EXCLK                      | Vı = Vss     | In input port or external clock input |      |      | -1   | μА   |
|                             |        |  |              | In resonator connection               |      |      | -10  | μА   |
| On-chip pull-up resistance  | Ru     | P00, P01, P30 to P33, P40, P51<br>to P56, P125 | Vı = Vss, In | input port                            | 10   | 20   | 100  | kΩ   |

# 3.3.2 Supply current characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(1/3)

| Parameter      | Symbol           |           |                  |                           | Conditions   |                         |                      | MIN. | TYP. | MAX. | Unit |
|----------------|------------------|-----------|------------------|---------------------------|--|-------------------------|----------------------|------|------|------|------|
| Supply current | I <sub>DD1</sub> | Operating | Basic            | HS (high-speed main)      | fHOCO = 48 MHzNote 3                                       | V <sub>DD</sub> = 5.0 V |                      |      | 1.7  |      | mA   |
| Note 1         |                  | mode      | operation        | mode                      | f <sub>IH</sub> = 24 MHz Note 3                            | V <sub>DD</sub> = 3.0 V |                      |      | 1.7  |      |      |
|                |                  |           |                  |                           | fHOCO = 24 MHzNote 3                                       | V <sub>DD</sub> = 5.0 V |                      |      | 1.4  |      |      |
|                |                  |           |                  |                           | f <sub>IH</sub> = 24 MHz Note 3                            | V <sub>DD</sub> = 3.0 V |                      |      | 1.4  |      |      |
|                |                  |           | Normal           | HS (high-speed main)      | fHOCO = 48 MHzNote 3                                       | V <sub>DD</sub> = 5.0 V |                      |      | 3.5  | 7.3  | mA   |
|                |                  |           | operation        | mode                      | f <sub>IH</sub> = 24 MHz Note 3                            | V <sub>DD</sub> = 3.0 V |                      |      | 3.5  | 7.3  |      |
|                |                  |           |                  |                           | fHOCO = 24 MHzNote 3                                       | V <sub>DD</sub> = 5.0 V |                      |      | 3.2  | 6.7  |      |
|                |                  |           |                  |                           | f <sub>IH</sub> = 24 MHz Note 3                            | V <sub>DD</sub> = 3.0 V |                      |      | 3.2  | 6.7  |      |
|                |                  |           |                  |                           | fHOCO = 16 MHzNote 3                                       | V <sub>DD</sub> = 5.0 V |                      |      | 2.4  | 4.9  |      |
|                |                  |           |                  |                           | f <sub>IH</sub> = 16 MHz Note 3                            | V <sub>DD</sub> = 3.0 V |                      |      | 2.4  | 4.9  |      |
|                |                  |           | Normal           | HS (high-speed main)      | f <sub>MX</sub> = 20 MHz Note 2                            | V <sub>DD</sub> = 5.0 V | Square wave input    |      | 2.7  | 5.7  | mA   |
|                |                  |           | operation        | mode                      |  |                         | Resonator connection |      | 2.8  | 5.8  |      |
|                |                  |           |                  |                           |  | V <sub>DD</sub> = 3.0 V | Square wave input    |      | 2.7  | 5.7  |      |
|                |                  |           |                  |                           |  |                         | Resonator connection |      | 2.8  | 5.8  |      |
|                |                  |           |                  |                           | f <sub>MX</sub> = 10 MHz Note 2                            | V <sub>DD</sub> = 5.0 V | Square wave input    |      | 1.8  | 3.4  |      |
|                |                  |           |                  |                           |  |                         | Resonator connection |      | 1.9  | 3.5  |      |
|                |                  |           |                  |                           |  | V <sub>DD</sub> = 3.0 V | Square wave input    |      | 1.8  | 3.4  |      |
|                |                  |           |                  |                           |  |                         | Resonator connection |      | 1.9  | 3.5  |      |
|                |                  |           | Normal operation | Subsystem clock operation | fil = 15 kHz, T <sub>A</sub> = -<br>40°C Note 4            |                         |                      |      | 1.8  | 5.9  | μА   |
|                |                  |           |                  |                           | f <sub>IL</sub> = 15 kHz, T <sub>A</sub> =<br>+25°C Note 4 |                         |                      |      | 1.9  | 5.9  |      |
|                |                  |           |                  |                           | fiL = 15 kHz, T <sub>A</sub> =<br>+85°C Note 4             |                         |                      |      | 2.3  | 8.7  |      |
|                |                  |           |                  |                           | fiL = 15 kHz, T <sub>A</sub> =<br>+105°C Note 4            |                         |                      |      | 3.0  | 20.9 |      |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- **Note 2.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- **Note 3.** When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- **Note 4.** When the high-speed system clock, high-speed on-chip oscillator clock and middle-speed on-chip oscillator clock are stopped.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fil: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(2/3)

| Parameter      | Symbol           |      |                           | Conditions                          |                          |                      | MIN. | TYP. | MAX. | Unit |
|----------------|------------------|------|---------------------------|-------------------------------------|--------------------------|----------------------|------|------|------|------|
| Supply current | I <sub>DD2</sub> | HALT | HS (high-speed main) mode | f <sub>IH</sub> = 24 MHz Note 4     | V <sub>DD</sub> = 5.0 V  |                      |      | 0.59 | 3.45 | mA   |
| Note 1         | Note 2           | mode |                           |                                     | $V_{DD} = 3.0 \text{ V}$ |                      |      | 0.59 | 3.45 |      |
|                |                  |      |                           | f <sub>IH</sub> = 16 MHz Note 4     | V <sub>DD</sub> = 5.0 V  |                      |      | 0.41 | 2.85 |      |
|                |                  |      |                           |                                     | V <sub>DD</sub> = 3.0 V  |                      |      | 0.41 | 2.85 |      |
|                |                  |      |                           | fin = 16 MHz Note 4                 | V <sub>DD</sub> = 5.0 V  |                      |      | 0.39 | 2.08 |      |
|                |                  |      |                           |                                     | V <sub>DD</sub> = 3.0 V  |                      |      | 0.39 | 2.08 |      |
|                |                  |      | HS (high-speed main) mode | f <sub>MX</sub> = 20 MHz Note 3     | V <sub>DD</sub> = 5.0 V  | Square wave input    |      | 0.20 | 2.45 | mA   |
|                |                  |      |                           |                                     |                          | Resonator connection |      | 0.40 | 2.57 |      |
|                |                  |      |                           |                                     | V <sub>DD</sub> = 3.0 V  | Square wave input    |      | 0.20 | 2.45 |      |
|                |                  |      |                           |                                     |                          | Resonator connection |      | 0.40 | 2.57 |      |
|                |                  |      |                           | f <sub>MX</sub> = 10 MHz Note 3     | V <sub>DD</sub> = 5.0 V  | Square wave input    |      | 0.15 | 1.28 |      |
|                |                  |      |                           |                                     |                          | Resonator connection |      | 0.30 | 1.36 |      |
|                |                  |      |                           |                                     | $V_{DD} = 3.0 \text{ V}$ | Square wave input    |      | 0.15 | 1.28 |      |
|                |                  |      |                           |                                     |                          | Resonator connection |      | 0.30 | 1.36 |      |
|                |                  |      | Subsystem clock operation | fil = 15 kHz, T <sub>A</sub> = -40° | C Note 5                 |                      |      | 0.48 | 1.22 | μА   |
|                |                  |      |                           | fil = 15 kHz, T <sub>A</sub> = +25° | C Note 5                 |                      |      | 0.55 | 1.22 |      |
|                |                  |      |                           | fil = 15 kHz, T <sub>A</sub> = +85° | °C Note 5                |                      |      | 0.80 | 3.30 |      |
|                |                  |      |                           | fil = 15 kHz, Ta = +105             | 5°C Note 5               |                      |      | 2.00 | 17.3 |      |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. When the HALT instruction is executed in the flash memory.
- **Note 3.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- **Note 4.** When the high-speed system clock, middle-speed on-chip oscillator clock and low-speed on-chip oscillator clock are stopped.
- **Note 5.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock and high-speed system clock are stopped.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- Remark 3. fim: Middle-speed on-chip oscillator clock frequency (4 MHz max.)
- Remark 4. fil: Low-speed on-chip oscillator clock frequency
- Remark 5. fsub: Subsystem clock frequency (Low-speed on-chip oscillator clock frequency)
- Remark 6. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

## (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(3/3)

| Parameter      | Symbol |           | Conditions  | MIN. | TYP. | MAX. | Unit |
|----------------|--------|-----------|-------------|------|------|------|------|
| Supply current | IDD3   | STOP mode | TA = -40°C  |      | 0.19 | 0.51 | μΑ   |
| Note 1         | Note 2 | Note 3    | TA = +25°C  |      | 0.25 | 0.51 |      |
|                |        |           | TA = +50°C  |      | 0.28 | 1.10 |      |
|                |        |           | TA = +70°C  |      | 0.38 | 1.90 |      |
|                |        |           | TA = +85°C  |      | 0.60 | 3.30 |      |
|                |        |           | TA = +105°C |      | 1.5  | 17.0 |      |

- Note 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The MAX values include the peripheral operating current. However, these values do not include the current flowing into the A/D converter, comparator, Programmable gain amplifier, LVD circuit, I/O ports, and on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
- Note 2. The values do not include the current flowing into the 12-bit interval timer and watchdog timer.
- **Note 3.** For the setting of the current values when operating the subsystem clock in STOP mode, see the current values when operating the subsystem clock in HALT mode.

Peripheral Functions (Common to all products)

# (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq~$ VDD $\leq$ 5.5 V, Vss = 0 V)

| Parameter   | Symbol                          |  | Conditions  | MIN. | TYP. | MAX.  | Unit |
|---|---------------------------------|--|---|------|------|-------|------|
| Low-speed on-chip oscillator operating current          | I <sub>FIL</sub> Note 1         |  |   |      | 0.20 |       | μА   |
| 12-bit interval timer operating current                 | I <sub>TMKA</sub> Notes 1, 3, 4 | fil = 15 kHz<br>fmain stopped (per unit)             |   |      | 0.02 |       | μА   |
| 8-bit interval timer operating current                  | Ітмт                            | fiL = 15 kHz   | 8-bit counter mode × 2-channel operation                        |      | 0.04 |       | μА   |
| Notes 1, 9  |                                 | fmain stopped (per unit)                             | 16-bit counter mode operation                                   |      | 0.03 |       | μА   |
| Watchdog timer operating current                        | I <sub>WDT</sub> Notes 1, 3, 5  | fil = 15 kHz<br>fmain stopped (per unit)             |   |      | 0.22 |       | μА   |
| A/D converter operating current                         | I <sub>ADC</sub> Notes 1, 6     | During maximum-speed                                 | Normal mode, AV <sub>VREFP</sub> = V <sub>DD</sub> = 5.0 V      |      | 1.3  | 1.7   | mA   |
|   |                                 | conversion   | Low voltage mode, AV <sub>VREFP</sub> = V <sub>DD</sub> = 3.0 V |      | 0.5  | 0.7   | mA   |
| Internal reference voltage (1.45 V) current Notes 1, 10 | IADREF                          |  |   |      | 85.0 |       | μА   |
| Temperature sensor operating current                    | I <sub>TMPS</sub> Note 1        |  |   |      | 85.0 |       | μА   |
| D/A converter operating current                         | I <sub>DAC</sub> Note 1         | Per channel  |   |      |      | 1.5   | mA   |
| PGA operating current                                   | I <sub>PGA</sub> Notes 1, 2     |  |   |      | 480  | 700   | μА   |
| Comparator operating current                            | I <sub>CMP</sub> Note 8         | V <sub>DD</sub> = 5.0 V,<br>Regulator output voltage | Comparator high-speed mode<br>Window mode                       |      | 12.5 |       | μА   |
|   |                                 | = 2.1 V  | Comparator low-speed mode<br>Window mode                        |      | 3.0  |       |      |
|   |                                 |  | Comparator high-speed mode<br>Standard mode                     |      | 6.5  |       | •    |
|   |                                 |  | Comparator low-speed mode<br>Standard mode                      |      | 1.9  |       |      |
|   |                                 | V <sub>DD</sub> = 5.0 V,<br>Regulator output voltage | Comparator high-speed mode<br>Window mode                       |      | 8.0  |       |      |
|   |                                 | = 1.8 V  | Comparator low-speed mode<br>Window mode                        |      | 2.2  |       | •    |
|   |                                 |  | Comparator high-speed mode<br>Standard mode                     |      | 4.0  |       |      |
|   |                                 |  | Comparator low-speed mode<br>Standard mode                      |      | 1.3  |       |      |
| LVD operating current                                   | I <sub>LVD</sub> Notes 1, 7     |  |   |      | 0.10 |       | μА   |
| Self-programming operating current                      | IFSP Notes 1, 12                |  |   |      | 2.0  | 12.20 | mA   |
| BGO current   | IBGO Notes 1, 11                |  |   |      | 2.0  | 12.20 | mA   |
| SNOOZE operating current                                | ISNOZ Note 1                    | ADC operation  | Mode transition Note 13   |      | 0.50 | 1.10  | mA   |
|   |                                 | fih = 24 MHz,<br>AVREFP = VDD =3.0 V                 | The A/D conversion operations are performed                     |      | 1.20 | 1.54  | mA   |
|   |                                 | CSI/UART operation fin = 2                           | 24 MHz  |      | 0.70 | 1.54  | mA   |
|   | ISNOZM Note 1                   | ADC operation  | Mode transition Note 13   |      | 0.05 | 0.13  | mA   |
|   |                                 | fim = 4 MHz,<br>AVREFP = VDD =3.0 V                  | The A/D conversion operations are performed                     |      | 0.67 | 0.84  | mA   |
|   |                                 | CSI operation, fim = 4 MHz                           |   |      | 0.06 | 0.15  | mA   |

(Notes and Remarks are listed on the next page.)

- Note 1. Current flowing to VDD.
- Note 2. Operable range is 2.7 to 5.5 V.
- **Note 3.** When the high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and high-speed system clock are stopped.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).

  The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 9. Current flowing only to the 8-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 8-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- Note 10. Current consumed by generating the internal reference voltage (1.45 V).
- Note 11. Current flowing during programming of the data flash.
- **Note 12.** Current flowing during self-programming.
- Note 13. For transition time to the SNOOZE mode, see 24.3.3 SNOOZE mode in the RL78/G11 User's Manual.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fclk: CPU/peripheral hardware clock frequency
- Remark 3. Temperature condition of the TYP. value is TA = 25°C

## 3.4 AC Characteristics

(TA = -40 to +105°C, 2.4V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Items                                     | Symbol              |  | Conditions           |   | MIN.          | TYP. | MAX. | Unit |
|---|---------------------|--|----------------------|---|---------------|------|------|------|
| Instruction cycle                         | Tcy                 | Main system clock                                  | HS (high-speed main) | $2.7~V \leq V_{DD} \leq 5.5~V$                                    | 0.04167       |      | 1    | μS   |
| (minimum instruction                      |                     | (fmain) operation                                  | mode                 | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                                   | 0.0625        |      | 1    | μS   |
| execution time)                           |                     | Subsystem clock (fsub) operation                   | fiL                  | 2.4 V ≤ VDD ≤ 5.5 V   |               | 66.7 |      | μS   |
|   |                     | In the self-                                       | HS (high-speed main) | $2.7~V \leq V_{DD} \leq 5.5~V$                                    | 0.04167       |      | 1    | μS   |
|   |                     | programming mode                                   | mode                 | 2.4 V ≤ VDD < 2.7 V   | 0.0625        |      | 1    | μS   |
| External system                           | fex                 | $2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$ | 1                    |   | 1             |      | 20   | MHz  |
| clock frequency                           |                     | 2.4 V ≤ V <sub>DD</sub> <2.7 V                     |                      |   | 1             |      | 16   | MHz  |
| External system                           | texH,               | $2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$ | 1                    |   | 24            |      |      | ns   |
| clock input high-/low-<br>level width     | texl                | 2.4 V ≤ V <sub>DD</sub> <2.7 V                     |                      |   | 30            |      |      | ns   |
| TI00 to TI03 input high-/low-level width  | tTIH,<br>tTILNote 1 |  |                      |   | 1/fмск+<br>10 |      |      | ns   |
| TO00 to TO03,                             | fто                 | HS (high-speed ma                                  | nin) mode            | $4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$            |               |      | 12   | MHz  |
| TKBO0, and TKBO1                          |                     |  |                      | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V                                  |               |      | 8    |      |
| output frequency Note 2                   |                     |  |                      | 2.4 V ≤ EV <sub>DD</sub> < 2.7 V                                  |               |      | 4    |      |
| PCLBUZ0, PCLBUZ1                          | fPCL                | HS (high-speed ma                                  | nin) mode            | $4.0~V \leq EV_{DD} \leq 5.5~V$                                   |               |      | 16   | MHz  |
| output frequency                          |                     |  |                      | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V                                  |               |      | 8    |      |
|   |                     |  |                      | 2.4 V ≤ EV <sub>DD</sub> < 2.7 V                                  |               |      | 4    |      |
| Interrupt input high-<br>/low-level width | tinth,<br>tintl     | INTP0 to INTP11                                    |                      | $2.4 \text{ V} \leq \text{EVDD}, \text{VDD} \leq \\5.5 \text{ V}$ | 1             |      |      | μS   |
| Key interrupt input low-level width       | tkr                 | KR0 to KR7   |                      | $2.4~V \leq EVDD \leq 5.5~V$                                      | 250           |      |      | ns   |
| RESET low-level width                     | trsL                |  |                      |   | 10            |      |      | μS   |

Note 1. Following conditions must be satisfied on low level interface of EVDD < VDD.


 $2.4~\text{V} \leq \text{EV}_{\text{DD}} \leq 2.7~\text{V: MIN.} 125~\text{ns}$ 

Note 2. When duty is 50 %.


Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0), n: Channel number (n = 0 to 3))


## **AC Timing Test Points**




## External System Clock Timing




## TI/TO Timing







## Interrupt Request Input Timing



# Key Interrupt Input Timing




# RESET Input Timing



# 3.5 Peripheral Functions Characteristics

**AC Timing Test Points** 



# 3.5.1 Serial array unit

# (1) during communication at same potential (UART mode) When P01, P30, P31 and P54 are used as TxDq pins

((TA = -40 to +105°C, 2.4V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter     | Symbol | Conditions                                | HS (high-sp | eed main) Mode    | Unit  |
|---------------|--------|---|-------------|-------------------|-------|
| Farameter     | Symbol | Conditions                                | MIN.        | MAX.              | Offic |
| Transfer rate |        | Theoretical value of the maximum transfer |             | fMCK/12Notes 1, 2 | bps   |
|               |        | rate<br>fmck = fclk = 24MHz               |             | 2.0               | Mbps  |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

Note 2. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

HS (high-speed main) mode:

 $2.4~V \le EV_{DD} \le 2.7~V$ : MAX. 1.3 Mbps

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).


#### When P20 is used as TxD1 pin

((TA = -40 to +105°C,  $2.4V \le EVDD \le VDD \le 5.5 V$ , Vss = 0 V)


| Parameter     | Symbol | Conditions  | HS (high-spee | Unit                    |       |
|---------------|--------|---|---------------|-------------------------|-------|
| Farameter     | Symbol | Conditions  | MIN.          | MAX.                    | Offic |
| Transfer rate |        | $4.0 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$                    |               | fMCK/16 <sup>Note</sup> | bps   |
|               |        | Theoretical value of the maximum transfer rate<br>fmck = fclk = 24MHz |               | 1.5                     | Mbps  |
|               |        | $2.7 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$                    |               | fмск/20 <sup>Note</sup> | bps   |
|               |        | Theoretical value of the maximum transfer rate<br>fmck = fclk = 24MHz |               | 1.2                     | Mbps  |
|               |        | 2.4 V ≤ VDD ≤ 5.5 V   |               | fmck/16 <sup>Note</sup> | bps   |
|               |        | Theoretical value of the maximum transfer rate fmck = fclk = 16MHz    |               | 1.0                     | Mbps  |

**Note** Transfer rate in the SNOOZE mode is 4800 bps only.

## **UART** mode connection diagram (during communication at same potential)



## **UART** mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 and 1), g: PIM and POM number (g = 0, 2, 3 and 5)

Remark 2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03)

#### (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

#### When P01, P32, P53, P54 and P56 are used as SOmn pins

(TA = -40 to +105°C, 2.7 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, VSS = 0 V)

| Parameter                                  | Symbol     | Conditions                       |   | HS (high-speed main) Mode |      | Unit  |
|--|------------|----------------------------------|---|---------------------------|------|-------|
| Parameter                                  | Symbol     |                                  | Conditions  |                           | MAX. | Offic |
| SCKp cycle time                            | tkcy1      | tkcy1 ≥ 4/fclk                   | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ | 250                       |      | ns    |
|  |            |                                  | $2.4~V \leq EV_{DD} \leq 5.5~V$                             | 500                       |      | ns    |
| SCKp high-/low-level width                 | tkH1, tkL1 | 4.0 V ≤ EV <sub>DD</sub> ≤ 5.5 V |   | tkcy1/2 - 24              |      | ns    |
|  |            | 2.7 V ≤ EV <sub>DD</sub> ≤ 5     | 5.5 V   | tkcy1/2 - 36              |      | ns    |
|  |            | 2.4 V ≤ EV <sub>DD</sub> ≤ 5     | 5.5 V   | tkcy1/2 - 76              |      | ns    |
| SIp setup time (to SCKp↑) Note 1           | tsik1      | 4.0 V ≤ EVDD ≤ 5.5 V             |   | 66                        |      | ns    |
|  |            | 2.7 V ≤ EV <sub>DD</sub> ≤ 5     | 5.5 V   |                           |      | ns    |
|  |            | 2.4 V ≤ EV <sub>DD</sub> ≤ 5     | 5.5 V   | 133                       |      | ns    |
| SIp hold time (from SCKp↑) Note 2          | tksıı      |                                  |   | 38                        |      | ns    |
| Delay time from SCKp↓ to SOp output Note 3 | tkso1      | C = 30 pF Note 4                 |   |                           | 50   | ns    |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 2. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03))

#### When P20 is used as SO10 pin

## TA = -40 to +105°C, 2.7 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, VSS = 0 V)

| Parameter                                  | Symbol     | Conditions   |   | HS (high-spee | Unit |       |
|--|------------|--|---|---------------|------|-------|
| Falametei                                  | Symbol     |  | Conditions  |               | MAX. | Offic |
| SCKp cycle time                            | tkcy1      | tkcy1 ≥ 4/fclk                                     | $2.7~\text{V} \leq \text{V}_{DD} \leq 5.5~\text{V}$ | 1000          |      | ns    |
|  |            |  | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V                     | 1200          |      | ns    |
| SCKp high-/low-level width                 | tkH1, tkL1 | $4.0 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ |   | tkcy1/2 - 24  |      | ns    |
|  |            | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5                      | 5 V   | tkcy1/2 - 76  |      | ns    |
| SIp setup time (to SCKp↑) Note 1           | tsik1      | $2.7 \text{ V} \le \text{V}_{DD} \le 5.5$          | 5 V   | 66            |      | ns    |
|  |            | 2.4 V ≤ V <sub>DD</sub> ≤ 5.5                      | 5 V   | 133           |      | ns    |
| SIp hold time (from SCKp↑) Note 2          | tksi1      |  |   | 38            |      | ns    |
| Delay time from SCKp↓ to SOp output Note 3 | tkso1      | C = 30 pF Note 4                                   |   |               | 180  | ns    |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **Note 4.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 2. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03))

### (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)

# When P01, P32, P53, P54 and P56 are used as SOmn pins

TA = -40 to +105°C, 2.4 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

(1/2)

| Danamatan                                  | O. make al | 0.000   | 1141                            | HS (high-speed   | Linit        |      |
|--|------------|---|---------------------------------|------------------|--------------|------|
| Parameter                                  | Symbol     | Cond  | litions                         | MIN. MAX.        |              | Unit |
| SCKp cycle time Note 4                     | tkcy2      | $4.0~V \leq EV_{DD} < 5.5~V$                                | fмcк > 20 MHz                   | 16/fмск          |              | ns   |
|  |            |   | fмcκ ≤ 20 MHz                   | 12/fмск          |              | ns   |
|  |            | $2.7~\text{V} \leq \text{EV}_{\text{DD}} < 4.0~\text{V}$    | fмск > 16 MHz                   | 16/fмск          |              | ns   |
|  |            |   | fмcκ ≤ 16 MHz                   | 12/fмск          |              | ns   |
|  |            | $2.4~\text{V} \leq \text{EV}_{\text{DD}} < 2.7~\text{V}$    |                                 | 12/fмск and 1000 |              | ns   |
| SCKp high-/low-level width                 | tkH2, tkL2 | $4.0~V \leq EV_{DD} \leq 5.5~V$                             |                                 | tксү2/2 - 14     |              | ns   |
|  | tkH2, tkL2 | $2.7~\text{V} \leq \text{EV}_{\text{DD}} < 4.0~\text{V}$    |                                 | tксү2/2 - 16     |              | ns   |
|  |            | $2.4~\text{V} \leq \text{EV}_{\text{DD}} < 2.7~\text{V}$    |                                 | tkcy2/2 - 36     |              | ns   |
| SIp setup time (to SCKp↑) Note 1           | tsık2      | $2.7~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$ |                                 | 1/fмск + 40      |              | ns   |
|  |            | $2.4~\text{V} \leq \text{EV}_{\text{DD}} < 2.7~\text{V}$    |                                 | 1/fмск + 60      |              | ns   |
| SIp hold time (from SCKp↑) Note 1          | tksi2      |   |                                 | 1/fмск + 62      |              | ns   |
| Delay time from SCKp↓ to SOp output Note 2 | tkso2      | C = 30 pF Note 3  | $2.7~V \leq EV_{DD} \leq 5.5~V$ |                  | 2/fmck + 66  | ns   |
|  |            |   | $2.4~V \leq EV_{DD} < 2.7~V$    |                  | 2/fмск + 113 | ns   |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. C is the load capacitance of the SOp output lines.
- Note 4. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- Remark 1. p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 2. fmck: Serial array unit operation clock frequency

  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

  n: Channel number (mn = 00 to 03))

TA = -40 to +105°C, 2.4 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

(2/2)

| Parameter        | Symbol |           | Conditions  |              | HS (high-speed main) Mode |    |
|------------------|--------|-----------|---|--------------|---------------------------|----|
| Falanielei       | Symbol |           | MIN.  | MAX.         | Unit                      |    |
| SSI00 setup time | tssıĸ  | DAPmn = 0 | $2.7~\text{V} \leq \text{Vdd} \leq 3.6~\text{V}$              | 240          |                           | ns |
|                  |        |           | $2.4~\textrm{V} \leq \textrm{VDD} < 2.7~\textrm{V}$           | 400          |                           | ns |
|                  |        | DAPmn = 1 | $2.7~\text{V} \leq \text{Vdd} \leq 3.6~\text{V}$              | 1/fмск + 240 |                           | ns |
|                  |        |           | $2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$ | 1/fмск + 400 |                           | ns |
| SSI00 hold time  | tkssi  | DAPmn = 0 | $2.7~\text{V} \leq \text{Vdd} \leq 3.6~\text{V}$              | 1/fмск + 240 |                           | ns |
|                  |        |           | $2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} < 2.7~\textrm{V}$ | 1/fмск + 400 |                           | ns |
|                  |        |           | $2.7~\text{V} \leq \text{Vdd} \leq 3.6~\text{V}$              | 240          |                           | ns |
|                  |        |           | $2.4~\textrm{V} \leq \textrm{VDD} < 2.7~\textrm{V}$           | 400          |                           | ns |

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5, 12)


### When P20 is used as SO10 pin

TA = -40 to +105°C, 2.4  $V \le EVDD \le VDD \le 5.5 V$ , Vss = 0 V)


| Deremeter                                  | Cumbal     | Cons  | Conditions                     |                     | HS (high-speed main) Mode |      |
|--|------------|---|--------------------------------|---------------------|---------------------------|------|
| Parameter                                  | Symbol     | Conditions  |                                | MIN.                | MAX.                      | Unit |
| SCKp cycle time Note 4                     | tkcy2      | $4.0~\text{V} \leq \text{VDD} < 5.5~\text{V}$       | fmck > 20 MHz                  | 20/fмск             |                           | ns   |
|  |            |   | fмcк ≤ 20 MHz                  | 18/fмск             |                           | ns   |
|  |            | $2.7~V \leq V_{DD} < 4.0~V$                         | fmck > 16 MHz                  | 20/fMCK and<br>1000 |                           | ns   |
|  |            |   | fмcк ≤ 16 MHz                  | 18/fмск             |                           | ns   |
|  |            | $2.4~V \leq V_{DD} < 2.7~V$                         |                                | 18/fмск and 1200    |                           | ns   |
| SCKp high-/low-level width                 | tkH2, tkL2 | $4.0~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$    |                                | tксү2/2 - 14        |                           | ns   |
|  | tkh2, tkl2 | $2.7~\text{V} \leq \text{V}_{DD} \leq 4.0~\text{V}$ |                                | tксү2/2 - 16        |                           | ns   |
|  |            | $2.4~\textrm{V} \leq \textrm{VDD} < 2.7~\textrm{V}$ |                                | tксү2/2 - 36        |                           | ns   |
| SIp setup time (to SCKp↑) Note 1           | tsık2      | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$    |                                | 1/fмск + 40         |                           | ns   |
|  |            | $2.4~V \leq V_{DD} < 2.7~V$                         |                                | 1/fмск + 60         |                           | ns   |
| SIp hold time (from SCKp↑) Note 1          | tksi2      |   |                                | 1/fмск + 62         |                           | ns   |
| Delay time from SCKp↓ to SOp output Note 2 | tkso2      | C = 30 pF Note 3                                    | $2.7~V \leq V_{DD} \leq 5.5~V$ |                     | 2/fмск + 190              | ns   |
|  |            |   | $2.4~V \leq V_{DD} < 2.7~V$    |                     | 2/fмcк + 250              | ns   |

- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. C is the load capacitance of the SOp output lines.
- Note 4. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 2. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03))

## CSI mode connection diagram (during communication at same potential)




# CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))




**Remark** p: CSI number (p = 00, 01, 10 and 11)

# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remark 1.** p: CSI number (p = 00, 01, 10 and 11)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03)

## (4) During communication at same potential (simplified I<sup>2</sup>C mode)

TA = -40 to +105°C, 2.4 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)


| Dorometer                     | Cumbal   | Conditions  | HS (high-speed                  | l main) Mode | Unit |  |
|-------------------------------|----------|---|---------------------------------|--------------|------|--|
| Parameter                     | Symbol   | Conditions  | MIN.                            | MAX.         | J    |  |
| SCLr clock frequency          | fscL     | $2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$        |                                 | 400 Note 1   | kHz  |  |
|                               |          | $2.4~V \leq \text{EVdd} \leq 5.5~V,$ $C_b = 100~\text{pF},~R_b = 3~\text{k}\Omega$                              |                                 | 100 Note 1   | kHz  |  |
| Hold time when SCLr = "L"     | tLow     | $2.7~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 1200                            |              | ns   |  |
|                               |          | $2.4~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$  | 4600                            |              | ns   |  |
| Hold time when SCLr = "H"     | thigh    | $2.7~V \leq \text{EV}_{\text{DD}} \leq 5.5~V,$ $C_{\text{b}} = 50~\text{pF},~R_{\text{b}} = 2.7~\text{k}\Omega$ | 1200                            |              | ns   |  |
|                               |          | $2.4~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$  | 4600                            |              | ns   |  |
| Data setup time (reception)   | tsu: dat | $2.7~V \leq \text{EV}_{\text{DD}} \leq 5.5~V,$ $C_{\text{b}} = 50~\text{pF},~R_{\text{b}} = 2.7~\text{k}\Omega$ | 1/fMCK + 220 Note 2             |              | ns   |  |
|                               |          | $2.4~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$  | 1/f <sub>MCK</sub> + 580 Note 2 |              | ns   |  |
| Data hold time (transmission) | thd: dat | $2.7~V \leq \text{EV}_{\text{DD}} \leq 5.5~V,$ $C_b = 50~\text{pF},~R_b = 2.7~\text{k}\Omega$                   | 0                               | 770          | ns   |  |
|                               |          | $2.4~V \leq EV_{DD} \leq 5.5~V,$ $C_b = 100~pF,~R_b = 3~k\Omega$  | 0                               | 1420         | ns   |  |

Note 1. The value must also be equal to or less than fmck/4.


Caution Select the normal input buffer and the N-ch open drain output (EVDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

**Note 2.** Set the fмcκ value to keep the hold time of SCLr = "L" and SCLr = "H".

## Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



 $\textbf{Remark 1.} \ \ R_b[\Omega]: \ Communication \ line \ (SDAr) \ pull-up \ resistance, \ C_b[F]: \ Communication \ line \ (SDAr, SCLr) \ load \ capacitance$ 

Remark 2. r: IIC number (r = 00, 01, 10 and 11), g: PIM number (g = 0, 3 and 5), h: POM number (h = 0, 3 and 5)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),

n: Channel number (n = 0 to 3), mn = 00 to 03)

# (5) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (UART mode) (dedicated baud rate generator output)

TA = -40 to +105°C, 2.4  $V \le EVDD \le VDD \le 5.5 V$ , Vss = 0 V)

(1/2)

| Parameter     | Cumbal           |           | Conditions  |      | HS (high-speed main) Mode       |      |  |
|---------------|------------------|-----------|---|------|---------------------------------|------|--|
| Parameter     | Parameter Symbol |           | Conditions  | MIN. | MAX.                            | Unit |  |
| Transfer rate |                  | Reception | $ 4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \\ 2.3 \ V \leq V_b \leq 4.0 \ V $                                   |      | fmck/12 Note 1                  | bps  |  |
|               |                  |           | Theoretical value of the maximum transfer rate f <sub>MCK</sub> = f <sub>CLK</sub> Note 3                 |      | 2.0                             | Mbps |  |
|               |                  |           | $ 2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V} $ |      | fmck/12 Note 1                  | bps  |  |
|               |                  |           | Theoretical value of the maximum transfer rate<br>fMCK = fCLK Note 3                                      |      | 2.0                             | Mbps |  |
|               |                  |           | $ 2.4 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq V_b \leq 2.0 \text{ V} $       |      | f <sub>MCK</sub> /12 Notes 1, 2 | bps  |  |
|               |                  |           | Theoretical value of the maximum transfer rate<br>fMCK = fCLK Note 3                                      |      | 1.3                             | Mbps |  |

- Note 1. Transfer rate in the SNOOZE mode is 4,800 bps only.
- **Note 2.** Use it with  $EVDD \ge Vb$ .
- Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)

16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (EVDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

- Remark 1. Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 and 1), g: PIM and POM numbers (g = 0, 2, 3, 5, 12)
- Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03)

| Doromotor                  | Symbol            |              | Conditions  | HS (high-s | Linit                 |      |
|----------------------------|-------------------|--------------|---|------------|-----------------------|------|
| Parameter                  | 1 arameter Symbol |              | Conditions  | MIN.       | MAX.                  | Unit |
| Transfer rate Transmission |                   | Transmission | $4.0~\text{V} \leq \text{EVdd} \leq 5.5~\text{V},~2.3~\text{V} \leq \text{Vb} \leq 4.0~\text{V}$                |            | Note 1                | bps  |
|                            |                   |              | Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 1.4 k $\Omega$ , $V_b$ = 2.7 V            |            | 2.6 <sup>Note 2</sup> | Mbps |
|                            |                   |              | $2.7~\text{V} \le \text{EV}_{\text{DD}} < 4.0~\text{V},  2.3~\text{V} \le \text{V}_{\text{b}} \le 2.7~\text{V}$ |            | Note 3                | bps  |
|                            |                   |              | Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 2.7 k $\Omega$ , $V_b$ = 2.3 V            |            | 1.2 Note 4            | Mbps |
|                            |                   |              | $2.4~V \le EV_{DD} < 3.3~V, 1.6~V \le V_b \le 2.0~V$  |            | Notes 5, 6            | bps  |
|                            |                   |              | Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 5.5 k $\Omega$ , $V_b$ = 1.6 V            |            | 0.43 Note 7           | Mbps |

Note 1. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 4.0 V  $\leq$  EV<sub>DD</sub>  $\leq$  5.5 V and 2.7 V  $\leq$  V<sub>b</sub>  $\leq$  4.0 V

Maximum transfer rate = 
$$\frac{1}{\left\{-C_b \times R_b \times \ln \left(1 - \frac{2.2}{V_b}\right)\right\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- Note 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- Note 3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 2.7 V  $\leq$  EV<sub>DD</sub>  $\leq$  4.0 V and 2.3 V  $\leq$  V<sub>b</sub>  $\leq$  2.7 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln \left(1 - \frac{2.0}{V_b}\right)\} }{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits} }$$

- Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- Use it with EVDD  $\geq V_b$ . Note 5.



<sup>\*</sup> This value is the theoretical value of the relative difference between the transmission and reception sides

<sup>\*</sup> This value is the theoretical value of the relative difference between the transmission and reception sides


Note 6. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 2.4 V  $\leq$  EVDD < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\left\{-C_b \times R_b \times ln \left(1 - \frac{1.5}{V_b}\right)\right\} \times 3}$$
 [bps]


Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- \* This value is the theoretical value of the relative difference between the transmission and reception sides
- **Note 7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (EVDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### **UART** mode connection diagram (during communication at different potential)



#### UART mode bit width (during communication at different potential) (reference)





- **Remark 1.** Rb[ $\Omega$ ]: Communication line (TxDq) pull-up resistance, Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 and 1), g: PIM and POM number (g = 0, 2, 3, 5 and 12)
- Remark 3. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03))

# (6) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, VSS = 0 V)

(1/2)

| Parameter             | O. made ad   |  | Conditions  | HS (high-speed | d main) Mode | Unit |
|-----------------------|--------------|--|---|----------------|--------------|------|
| Parameter             | Symbol       | Conditions   |   | MIN.           | MAX.         | Unit |
| SCKp cycle time       | tkcy1        | tkcy1 ≥ 4/fclk   | $ 4.0 \text{ V} \leq E\text{Vdd} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{Vb} \leq 4.0 \text{ V}, $ $ C_b = 30 \text{ pF}, \text{ Rb} = 1.4 \text{ k}\Omega $                             | 600            |              | ns   |
|                       |              |  | $ 2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V},  2.3 \text{ V} \leq \text{V}_{b} \leq 2.7 \text{ V}, \\ C_{b} = 30 \text{ pF},  R_{b} = 2.7 \text{ k}\Omega $                            | 1000           |              | ns   |
|                       |              | $2.4~V \leq EV_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$ $C_b = 30~pF,~R_b = 5.5~k\Omega$  | 2300  |                | ns           |      |
| SCKp high-level width | <b>t</b> кн1 |  | $4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF},  R_{\text{b}} = 1.4 \text{ k}\Omega$ |                |              | ns   |
|                       |              | $\begin{split} 2.7 \ V &\leq EV_{DD} < 4.0 \ V,  2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b &= 30 \ pF,  R_b = 2.7 \ k\Omega \end{split}$ |   | tксү1/2 - 340  |              | ns   |
|                       |              | $2.4~V \leq EV_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V,$ $C_b = 30~pF,~R_b = 5.5~k\Omega$  |   | tксү1/2 - 916  |              | ns   |
| SCKp low-level width  | tKL1         | 4.0 V ≤ EV <sub>DD</sub><br>C <sub>b</sub> = 30 pF, R <sub>b</sub>   | $\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V},$<br>$p = 1.4 \text{ k}\Omega$  | tkcy1/2 - 24   |              | ns   |
|                       |              |  | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$ Cb = 30 pF, Rb = 2.7 k $\Omega$   |                |              | ns   |
|                       |              | 2.4 V ≤ EV <sub>DD</sub><br>C <sub>b</sub> = 30 pF, R <sub>b</sub>   | $< 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V},$<br>= $5.5 \text{ k}\Omega$   | tксү1/2 - 100  |              | ns   |

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, VSS = 0 V)

(2/2)

|  |        |   |      |                    | -    |
|--|--------|---|------|--------------------|------|
| Parameter                                  | Symbol | Conditions  |      | speed main)<br>ode | Unit |
|  |        |   | MIN. | MAX.               |      |
| SIp setup time (to SCKp↑) Note 1           | tsıK1  | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b$ = 30 pF, $R_b$ = 1.4 $k\Omega$  | 162  |                    | ns   |
|  |        | $2.7~V \leq EV_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ $C_b = 30~pF,~R_b = 2.7~k\Omega$   | 354  |                    | ns   |
|  |        | $2.4~V \leq EV_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~Note~3,$ $C_b$ = $30~pF,~R_b$ = $5.5~k\Omega$  | 958  |                    | ns   |
| SIp hold time (from SCKp†) Note 1          | tksii  | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$  | 38   |                    | ns   |
|  |        | $2.7~V \leq EV_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ $C_b = 30~pF,~R_b = 2.7~k\Omega$   |      |                    | ns   |
|  |        | $2.4~V \leq EV_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~\text{Note 3},$ $C_b = 30~\text{pF},~R_b = 5.5~\text{k}\Omega$   |      |                    | ns   |
| Delay time from SCKp↓ to SOp output Note 1 | tkso1  | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$  |      | 200                | ns   |
|  |        | $2.7~V \leq EV_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ $C_b = 30~pF,~R_b = 2.7~k\Omega$   |      | 390                | ns   |
|  |        | $2.4~V \leq EV_{DD} < 3.3~V, \ 1.6~V \leq V_b \leq 2.0~V~\text{Note 3},$ $C_b = 30~\text{pF}, \ R_b = 5.5~\text{k}\Omega$   |      | 966                | ns   |
| SIp setup time (to SCKp↓) Note 2           | tsıĸ1  | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$  | 88   |                    | ns   |
|  |        | $ 2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}, \\ C_b = 30 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $                |      |                    | ns   |
|  |        | $ 2.4 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V} \text{ Note 3}, \\ C_b = 30 \text{ pF}, \ R_b = 5.5 \text{ k}\Omega $ | 220  |                    | ns   |
| SIp hold time (from SCKp↓) Note 2          | tksii  | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$  | 38   |                    | ns   |
|  |        | $2.7~V \leq EV_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ $C_b = 30~pF,~R_b = 2.7~k\Omega$   |      |                    |      |
|  |        | $2.4~V \leq EV_{DD} < 3.3~V, \ 1.6~V \leq V_b \leq 2.0~V~^{Note~3},$ $C_b = 30~pF, \ R_b = 5.5~k\Omega$   |      |                    | ns   |
| Delay time from SCKp↑ to SOp output Note 2 | tkso1  | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega$  |      | 50                 | ns   |
|  |        | $2.7~V \leq EV_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ $C_b = 30~pF,~R_b = 2.7~k\Omega$   |      |                    |      |
|  |        | $2.4~V \leq EV_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~Note~3,$ $C_b = 30~pF,~R_b = 5.5~k\Omega$  |      |                    | ns   |

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


**Note 3.** Use it with  $EVDD \ge Vb$ .

#### CSI mode connection diagram (during communication at different potential)




- Remark 1.  $Rb[\Omega]$ : Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 3. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00 to 03))

# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remark** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

# (7) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (CSI mode) (slave mode, SCKp... external clock input)


TA = -40 to +105°C, 2.4 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Darrantan                                  | O: mah al  | 0   | aliai a a a                               | HS (high-spe  | ed main) Mode | Unit |
|--|------------|---|---|---------------|---------------|------|
| Parameter                                  | Symbol     | Con   | ditions                                   | MIN.          | MAX.          | Unit |
| SCKp cycle time Note 1                     | tkcy2      | $4.0 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V},$   | 20 MHz < fмcк ≤ 24 MHz                    | 24/fмск       |               | ns   |
|  |            | $2.7~V \leq V_b \leq 4.0~V$   | 8 MHz < fмcк ≤ 20 MHz                     | 20/fмск       |               | ns   |
|  |            |   | 4 MHz < fмcк ≤ 8 MHz                      | 16/fмск       |               | ns   |
|  |            |   | fмcк ≤ 4 MHz                              | 12/fмск       |               | ns   |
|  |            | 2.7 V ≤ EV <sub>DD</sub> < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V   | 20 MHz < fмcк ≤ 24 MHz                    | 32/fмск       |               | ns   |
|  |            |   | 16 MHz < fмcк ≤ 20 MHz                    | 28/fмск       |               | ns   |
|  |            |   | 8 MHz < fмcк ≤ 16 MHz                     | 24/fмск       |               | ns   |
|  |            |   | 4 MHz < fмcк ≤ 8 MHz                      | 16/fмск       |               | ns   |
|  |            |   | fмcк ≤ 4 MHz                              | 12/fмск       |               | ns   |
|  |            | 2.4 V ≤ EV <sub>DD</sub> < 3.3 V,   | 20 MHz < fмcк ≤ 24 MHz                    | 72/fмск       |               | ns   |
|  |            | $1.6~V \leq V_b \leq 2.0~V~Note~2$  | 16 MHz < fмcк ≤ 20 MHz                    | 64/fмск       |               | ns   |
|  |            |   | 8 MHz < fмcк ≤ 16 MHz                     | 52/fмск       |               | ns   |
|  |            |   | 4 MHz < fмcк ≤ 8 MHz                      | 32/fмск       |               | ns   |
|  |            |   | fмcк ≤ 4 MHz                              | 20/fмск       |               | ns   |
| SCKp high-/low-level width                 | tkH2, tkL2 | $4.0~V \le EV_{DD} \le 5.5~V,~2.7~V \le V_b \le 4.0~V$  |   | tксү2/2 - 24  |               | ns   |
|  |            | $2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},  2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$   |   | tксү2/2 - 36  |               | ns   |
|  |            | 2.4 V ≤ EVDD < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2   |   | tkcy2/2 - 100 |               | ns   |
| SIp setup time (to SCKp↑) Note 3           | tsık2      | $2.7 \text{ V} \le \text{EVdd} \le 5.5 \text{ V}, 2.3$  | $V \leq V_b \leq 4.0~V$                   | 1/fмск + 40   |               | ns   |
|  |            | 2.4 V ≤ EV <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V Note 2   |   | 1/fмск + 60   |               | ns   |
| SIp hold time (from SCKp↑) Note 4          | tksi2      |   |   | 1/fмск + 62   |               | ns   |
| Delay time from SCKp↓ to SOp output Note 5 | tkso2      | $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$ |   |               | 2/fmck + 240  | ns   |
|  |            | $2.7 \text{ V} \le \text{EVdd} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{Vb} \le 2.7 \text{ V}$<br>Cb = 30 pF, Rb = 2.7 kΩ                             |   |               | 2/fmck + 428  | ns   |
|  |            | $2.4 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, 1.6$ $C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$   | $V \leq V_b \leq 2.0 \ V \ \text{Note 2}$ |               | 2/fмск + 1146 | ns   |

(Notes, Caution and Remarks are listed on the next page.)

- Note 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
- Note 2. Use it with  $EVDD \ge Vb$ .
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp1" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (EVDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### CSI mode connection diagram (during communication at different potential)




- **Remark 1.** Rb[ $\Omega$ ]: Communication line (SOp) pull-up resistance, Cb[F]: Communication line (SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)
- Remark 3. fmck: Serial array unit operation clock frequency


  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

  n: Channel number (mn = 00 to 03))

# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01, 10 and 11), m: Unit number (m = 0), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 2, 3 to 5 and 12)

# (8) Communication at different potential (1.8 V, 2.5 V, 3.0 V) (simplified I<sup>2</sup>C mode)


# (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

| Parameter                     | Symbol  | Conditions   | HS (high-speed      | main) Mode | Unit  |
|-------------------------------|---------|--|---------------------|------------|-------|
| i didilicici                  | Cymbol  | Conditions   | MIN.                | MAX.       | Offic |
| SCLr clock frequency          | fscL    | $ 4.0 \text{ V} \leq \text{EVdd} \leq 5.5 \text{ V}, \ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, $ $ C_b = 50 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $  |                     | 400 Note 1 | kHz   |
|                               |         | $ 2.7 \text{ V} \leq \text{EVDD} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{Vb} \leq 2.7 \text{ V}, \\ C_b = 50 \text{ pF}, \ R_b = 2.7 \text{ k}\Omega $   |                     | 400 Note 1 | kHz   |
|                               |         | $4.0~V \leq \text{EV}_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$   |                     | 100 Note 1 | kHz   |
|                               |         | $2.7~V \leq \text{EV}_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ $C_b = 100~pF,~R_b = 2.7~k\Omega$  |                     | 100 Note 1 | kHz   |
|                               |         | $2.4 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V} \text{ Note 2}, \\ C_{b} = 100 \text{ pF}, \ R_{b} = 5.5 \text{ k}\Omega$                           |                     | 100 Note 1 | kHz   |
| Hold time when SCLr = "L"     | tLOW    | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 1200                |            | ns    |
|                               |         | $2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V,$ $C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega$  | 1200                |            | ns    |
|                               |         | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$  | 4600                |            | ns    |
|                               |         | $2.7~V \leq EV_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ $C_b = 100~pF,~R_b = 2.7~k\Omega$   | 4600                |            | ns    |
|                               |         | $2.4~V \leq \text{EV}_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~\text{Note 2},$ $C_b = 100~\text{pF},~R_b = 5.5~\text{k}\Omega$  | 4650                |            | ns    |
| Hold time when SCLr = "H"     | thigh   | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 620                 |            | ns    |
|                               |         | $2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V,$ $C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega$  | 500                 |            | ns    |
|                               |         | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$  | 2700                |            | ns    |
|                               |         | $ 2.7 \; \text{V} \leq \text{EV}_{DD} < 4.0 \; \text{V}, \; 2.3 \; \text{V} \leq \text{V}_{b} \leq 2.7 \; \text{V}, \\ C_{b} = 100 \; \text{pF}, \; R_{b} = 2.7 \; \text{k}\Omega $                          | 2400                |            | ns    |
|                               |         | $2.4~V \leq \text{EV}_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~\text{Note 2},$ $C_b = 100~\text{pF},~R_b = 5.5~\text{k}\Omega$  | 1830                |            | ns    |
| Data setup time (reception)   | tsu:dat | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 1/fмск + 340 Note 3 |            | ns    |
|                               |         | $2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V,$ $C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega$  | 1/fмск + 340 Note 3 |            | ns    |
|                               |         | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$  | 1/fmck + 760 Note 3 |            | ns    |
|                               |         | $ 2.7 \; V \leq \text{EVdd} < 4.0 \; \text{V}, \; 2.3 \; \text{V} \leq \text{Vb} \leq 2.7 \; \text{V}, \\ C_b = 100 \; \text{pF}, \; R_b = 2.7 \; \text{k}\Omega $   | 1/fmck + 760 Note 3 |            | ns    |
|                               |         | $ 2.4 \text{ V} \leq \text{EV}_{DD} < 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{b} \leq 2.0 \text{ V} \text{ Note 2}, \\ C_{b} = 100 \text{ pF}, \ R_{b} = 5.5 \text{ k}\Omega $                         | 1/fmck + 570 Note 3 |            | ns    |
| Data hold time (transmission) | thd:dat | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$   | 0                   | 770        | ns    |
|                               |         | $ 2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V},  2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ C_{\text{b}} = 50 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega $ | 0                   | 770        | ns    |
|                               |         | $4.0~V \leq EV_{DD} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0~V,$ $C_b = 100~pF,~R_b = 2.8~k\Omega$  | 0                   | 1420       | ns    |
|                               |         | $ 2.7 \; \text{V} \leq \text{EV}_{DD} < 4.0 \; \text{V}, \; 2.3 \; \text{V} \leq \text{V}_{b} \leq 2.7 \; \text{V}, \\ C_{b} = 100 \; \text{pF}, \; R_{b} = 2.7 \; \text{k}\Omega $                          | 0                   | 1420       | ns    |
|                               |         | $2.4~V \leq \text{EV}_{DD} < 3.3~V,~1.6~V \leq V_b \leq 2.0~V~\text{Note 2},$ $C_b = 100~\text{pF},~R_b = 5.5~\text{k}\Omega$  | 0                   | 1215       | ns    |


- Note 1. The value must also be equal to or less than fmck/4.
- Note 2. Use it with  $EVDD \ge Vb$ .
- Note 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (EVDD tolerance) mode for the SDAr pin and the N-ch open drain output (EVDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remark 1.** Rb[ $\Omega$ ]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** r: IIC number (r = 00, 01, 10 and 11), g: PIM, POM number (g = 0, 3 and 5)
- Remark 3. fmck: Serial array unit operation clock frequency

  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),

  n: Channel number (n = 0 to 3), mn = 00 to 03)

#### 3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, VSS = 0 V)

| Parameter                            | Symbol   | Conditions                  | HS            | HS (high-speed main) |      | node | Unit |
|--------------------------------------|----------|-----------------------------|---------------|----------------------|------|------|------|
|                                      |          |                             | Standard mode |                      | Fast | mode |      |
|                                      |          |                             | MIN.          | MAX.                 | MIN. | MAX. |      |
| SCLA0 clock frequency                | fscL     | Fast mode: fclk ≥ 3.5 MHz   | _             | _                    | 0    | 400  | kHz  |
|                                      |          | Standard mode: fclk ≥ 1 MHz | 0             | 100                  | _    | _    | kHz  |
| Setup time of restart condition      | tsu: sta |                             | 4.7           |                      | 0.6  |      | μS   |
| Hold time Note 1                     | thd: sta |                             | 4.0           |                      | 0.6  |      | μS   |
| Hold time when SCLA0 = "L"           | tLow     |                             | 4.7           |                      | 1.3  |      | μS   |
| Hold time when SCLA0 = "H"           | thigh    |                             | 4.0           |                      | 0.6  |      | μS   |
| Data setup time (reception)          | tsu: dat |                             | 250           |                      | 100  |      | ns   |
| Data hold time (transmission) Note 2 | thd: dat |                             | 0             | 3.45                 | 0    | 0.9  | μS   |
| Setup time of stop condition         | tsu: sto |                             | 4.0           |                      | 0.6  |      | μS   |
| Bus-free time                        | tBUF     |                             | 4.7           |                      | 1.3  |      | μS   |

**Note 1.** The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b$  = 400 pF,  $R_b$  = 2.7 k $\Omega$ Fast mode:  $C_b$  = 320 pF,  $R_b$  = 1.1 k $\Omega$ 

#### IICA serial transfer timing



Remark n = 0, 1

# 3.6 Analog Characteristics

#### 3.6.1 A/D converter characteristics

#### Classification of A/D converter characteristics

| Reference Voltage Input channel                              | Reference voltage (+) = AVREFP<br>Reference voltage (-) = AVREFM | Reference voltage (+) = VDD<br>Reference voltage (-) = VSS | Reference voltage (+) = V <sub>BGR</sub><br>Reference voltage (-)= AV <sub>REFM</sub> |
|--|--|--|---|
| ANI0 to ANI3   | Refer to <b>3.6.1 (1)</b> .                                      | Refer to 3.6.1 (3).  | Refer to 3.6.1 (4).   |
| ANI16 to ANI22   | Refer to 3.6.1 (2).  |  |   |
| Internal reference voltage Temperature sensor output voltage | Refer to <b>3.6.1 (1)</b> .                                      |  | _   |

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 and ANI3, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

| Parameter                           | Symbol | Conditions  |  |        | TYP.                    | MAX.   | Unit |
|-------------------------------------|--------|---|--|--------|-------------------------|--------|------|
| Resolution                          | RES    |   |  | 8      |                         | 10     | bit  |
| Overall error Note 1                | AINL   | 10-bit resolution AVREFP = VDD Note 3                               | 2.4 V ≤ AVREFP ≤ 5.5 V                             |        | 1.2                     | ±3.5   | LSB  |
| Conversion time                     | tconv  | 10-bit resolution   | $3.6 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$ | 2.125  |                         | 39     | μS   |
|                                     |        | Target pin: ANI2 and ANI3   | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$   | 3.1875 |                         | 39     | μS   |
|                                     |        |   | $2.4~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$   | 17     |                         | 39     | μS   |
|                                     |        | 10-bit resolution   | $3.6~V \leq V_{DD} \leq 5.5~V$                     | 2.375  |                         | 39     | μS   |
|                                     |        | Target pin: Internal reference voltage,                             | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$   | 3.5625 |                         | 39     | μS   |
|                                     |        | and temperature sensor output voltage                               | 1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V                    | 17     |                         | 39     | μS   |
| Zero-scale error Notes 1, 2         | Ezs    | 10-bit resolution AVREFP = VDD Note 3                               | 2.4 V ≤ AVREFP ≤ 5.5 V                             |        |                         | ±0.25  | %FSR |
| Full-scale error Notes 1, 2         | Ers    | 10-bit resolution AVREFP = VDD Note 3                               | 2.4 V ≤ AVREFP ≤ 5.5 V                             |        |                         | ±0.25  | %FSR |
| Integral linearity error Note 1     | ILE    | 10-bit resolution AVREFP = VDD Note 3                               | 2.4 V ≤ AVREFP ≤ 5.5 V                             |        |                         | ±2.5   | LSB  |
| Differential linearity error Note 1 | DLE    | 10-bit resolution AVREFP = VDD Note 3                               | 2.4 V ≤ AVREFP ≤ 5.5 V                             |        |                         | ±1.5   | LSB  |
| Analog input voltage                | Vain   | ANI2 and ANI3   | •  | 0      |                         | AVREFP | V    |
|                                     |        | Internal reference voltage (2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V)        |  | \      | V <sub>BGR</sub> Note 4 |        |      |
|                                     |        | Temperature sensor output voltage (2.4 V ≤ V <sub>DD</sub> ≤ 5.5 V) |  | VT     | MPS25 Not               | te 4   | V    |

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

**Note 3.** When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when AVREFP = VDD.

Note 4. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI22

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, 2.4 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

| Parameter                           | Symbol | Conditions  |  | MIN.   | TYP. | MAX.                  | Unit |
|-------------------------------------|--------|---|--|--------|------|-----------------------|------|
| Resolution                          | RES    |   |  | 8      |      | 10                    | bit  |
| Overall error Note 1                | AINL   | 10-bit resolution EVDD ≤ AVREFP = VDD Notes 3, 4  | $2.4~V \leq AV_{REFP} \leq 5.5~V$                |        | 1.2  | ±5.0                  | LSB  |
| Conversion time                     | tconv  | 10-bit resolution                                 | $3.6~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 2.125  |      | 39                    | μS   |
|                                     |        | Target ANI pin: ANI16 to ANI22                    | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 3.1875 |      | 39                    | μS   |
|                                     |        |   | $2.4~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | 17     |      | 39                    | μS   |
| Zero-scale error Notes 1, 2         | Ezs    | 10-bit resolution  EVDD ≤ AVREFP = VDD Notes 3, 4 | $2.4~V \leq AVREFP \leq 5.5~V$                   |        |      | ±0.35                 | %FSR |
| Full-scale error Notes 1, 2         | Ers    | 10-bit resolution EVDD ≤ AVREFP = VDD Notes 3, 4  | $2.4~V \leq AVREFP \leq 5.5~V$                   |        |      | ±0.35                 | %FSR |
| Integral linearity error Note 1     | ILE    | 10-bit resolution EVDD ≤ AVREFP = VDD Notes 3, 4  | $2.4~V \leq AV_{REFP} \leq 5.5~V$                |        |      | ±3.5                  | LSB  |
| Differential linearity error Note 1 | DLE    | 10-bit resolution EVDD ≤ AVREFP = VDD Notes 3, 4  | $2.4~V \leq AV_{REFP} \leq 5.5~V$                |        |      | ±2.0                  | LSB  |
| Analog input voltage                | Vain   | ANI16 to ANI22                                    | •  | 0      |      | AVREFP<br>and<br>EVDD | V    |

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

**Note 3.** When  $EVDD \le AVREFP \le VDD$ , the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when AVREFP = VDD.

Note 4. When AVREFP < EVDD  $\leq$  VDD, the MAX. values are as follows.

Overall error: Add  $\pm 4.0$  LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add  $\pm 0.20\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add  $\pm 2.0$  LSB to the MAX. value when AVREFP = VDD.

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin: ANI0 to ANI3, ANI16 to ANI22, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = VDD, Reference voltage (-) = Vss)

| Parameter                              | Symbol | Conditions  |                                |                         | TYP.       | MAX.             | Unit |
|--|--------|---|--------------------------------|-------------------------|------------|------------------|------|
| Resolution                             | RES    |   |                                | 8                       |            | 10               | bit  |
| Overall error Note 1                   | AINL   | 10-bit resolution   | $2.4~V \leq V_{DD} \leq 5.5~V$ |                         | 1.2        | ±7.0             | LSB  |
| Conversion time                        | tconv  | 10-bit resolution   | $3.6~V \leq V_{DD} \leq 5.5~V$ | 2.125                   |            | 39               | μS   |
|  |        | Target pin: ANI0 to ANI3, ANI16 to ANI22  | $2.7~V \leq V_{DD} \leq 5.5~V$ | 3.1875                  |            | 39               | μS   |
|  |        |   | $2.4~V \leq V_{DD} \leq 5.5~V$ | 17                      |            | 39               | μS   |
|  |        | 10-bit resolution   | $3.6~V \leq V_{DD} \leq 5.5~V$ | 2.375                   |            | 39               | μS   |
|  |        | Target pin: internal reference voltage, and temperature sensor output voltage     | $2.7~V \leq V_{DD} \leq 5.5~V$ | 3.5625                  |            | 39               | μS   |
|  |        | temperature sensor output voltage   | $2.4~V \leq V_{DD} \leq 5.5~V$ | 17                      |            | 39               | μS   |
| Zero-scale error Notes 1, 2            | Ezs    | 10-bit resolution   | $2.4~V \leq V_{DD} \leq 5.5~V$ |                         |            | ±0.60            | %FSR |
| Full-scale error Notes 1, 2            | Ers    | 10-bit resolution   | $2.4~V \leq V_{DD} \leq 5.5~V$ |                         |            | ±0.60            | %FSR |
| Integral linearity error Note 1        | ILE    | 10-bit resolution   | $2.4~V \leq V_{DD} \leq 5.5~V$ |                         |            | ±4.0             | LSB  |
| Differential linearity error<br>Note 1 | DLE    | 10-bit resolution   | $2.4~V \leq V_{DD} \leq 5.5~V$ |                         |            | ±2.0             | LSB  |
| Analog input voltage                   | Vain   | ANI0 to ANI3  |                                | 0                       |            | VDD              | V    |
|  |        | ANI16 to ANI22  |                                | 0                       |            | EV <sub>DD</sub> | V    |
|  |        | Internal reference voltage $ (2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}) $ |                                | V <sub>BGR</sub> Note 3 |            |                  | V    |
|  |        | Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V)                 |                                | Vı                      | TMPS25 Not | e 3              | V    |

- **Note 1.** Excludes quantization error (±1/2 LSB).
- Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.
- Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0 to ANI3, ANI16 to ANI22

(TA = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, 1.6 V  $\leq$  EVDD  $\leq$  VDD = 0 V,

Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4)

| Parameter                           | Symbol | Conditions       | MIN. | TYP. | MAX.                    | Unit  |
|-------------------------------------|--------|------------------|------|------|-------------------------|-------|
| Resolution                          | RES    |                  |      | 8    |                         | bit   |
| Conversion time                     | tconv  |                  | 17   |      | 39                      | μS    |
| Zero-scale error Notes 1, 2         | Ezs    |                  |      |      | ±0.60                   | % FSR |
| Integral linearity error Note 1     | ILE    |                  |      |      | ±2.0                    | LSB   |
| Differential linearity error Note 1 | DLE    | 8-bit resolution |      |      | ±1.0                    | LSB   |
| Analog input voltage                | Vain   |                  | 0    |      | V <sub>BGR</sub> Note 3 | V     |

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

**Note 4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (-) = AVREFM.

# 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic

### (TA = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

| Parameter                         | Symbol  | Conditions   | MIN. | TYP. | MAX. | Unit  |
|-----------------------------------|---------|--|------|------|------|-------|
| Temperature sensor output voltage | VTMPS25 | Setting ADS register = 80H, Ta = +25°C             |      | 1.05 |      | V     |
| Internal reference voltage        | VBGR    | Setting ADS register = 81H                         | 1.38 | 1.45 | 1.5  | V     |
| Temperature coefficient           | FVTMPS  | Temperature sensor that depends on the temperature |      | -3.6 |      | mV/°C |
| Operation stabilization wait time | tamp    | $2.4~V \leq V_{DD} \leq 3.6~V$                     | 5    |      |      | μS    |

# 3.6.3 D/A converter characteristics

### (Ta = -40 to +105°C, 2.4 V $\leq$ EVss $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

| Parameter     | Symbol | Conditions           |  | MIN. | TYP. | MAX. | Unit |
|---------------|--------|----------------------|--|------|------|------|------|
| Resolution    | RES    |                      |  |      |      | 8    | bit  |
| Overall error | AINL   | Rload = 4 M $\Omega$ | $2.4~V \leq V_{DD} \leq 5.5~V$                   |      |      | ±2.5 | LSB  |
|               |        | Rload = $8 M\Omega$  | $2.4~V \leq V_{DD} \leq 5.5~V$                   |      |      | ±2.5 | LSB  |
| Settling time | tset   | Cload = 20 pF        | $2.7~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ |      |      | 3    | μS   |
|               |        |                      | 2.4 V ≤ V <sub>DD</sub> < 2.7 V                  |      |      | 6    | μS   |

# 3.6.4 Comparator

Comparator0: (TA = -40 to +105°C, 2.7 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V) Comparator1: (TA = -40 to +105°C, 2.4 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter   | Symbol | Cor   | nditions                                  | MIN.       | TYP. | MAX.                         | Unit |
|---|--------|---|---|------------|------|------------------------------|------|
| Input voltage range   | VIREF0 | IVREF0 pin  |   | 0          |      | V <sub>DD</sub> - 1.4 Note 1 | V    |
|   | VIREF1 | IVREF1 pin  |   | 1.4 Note 1 |      | V <sub>DD</sub>              | V    |
|   | VICMP  | IVCMP0 pin  |   | -0.3       |      | V <sub>DD</sub> +0.3         | V    |
|   |        | IVCMP1 pin  | VCMP1 pin                                 |            |      | EV <sub>DD</sub> +0.3        | V    |
| Output delay  | td     | V <sub>DD</sub> = 3.0 V<br>Input slew rate > 50 mV/μs | Comparator high-speed mode, standard mode |            |      | 1.2                          | μS   |
|   |        |   | Comparator high-speed mode, window mode   |            |      | 1.5                          | μS   |
|   |        |   | Comparator low-speed mode, standard mode  |            | 3    |                              | μS   |
|   |        |   | Comparator low-speed mode, window mode    |            | 4    |                              | μS   |
| Operation stabilization wait time                                       | tсмр   |   |   | 100        |      |                              | μS   |
| Reference voltage<br>declination in channel 0<br>of internal DAC Note 2 | ∆VIDAC |   |   |            |      | ±2.5                         | LSB  |

**Note 1.** In window mode, make sure that  $VREF1 - VREF0 \ge 0.2 V$ .

Note 2. Only in CMP0

### 3.6.5 PGA

(Ta = -40 to +105°C, 2.7 V  $\leq$  EVDD  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

| Parameter                               | Symbol  | Cor   | nditions  | MIN.                        | TYP. | MAX.                           | Unit |
|---|---|---|---|-----------------------------|------|--------------------------------|------|
| Input offset voltage                    | VIOPGA  |   |   |                             |      | ±10                            | mV   |
| Input voltage range                     | VIPGA   |   |   | 0                           |      | 0.9 ×<br>V <sub>DD</sub> /Gain | ٧    |
| Output voltage range                    | VIOHPGA   |   |   | $0.93 \times V_{\text{DD}}$ |      |                                | V    |
|   | VIOLPGA   |   |   |                             |      | $0.07 \times V_{DD}$           | V    |
| Gain error                              |   | x4, x8  |   |                             |      | ±1                             | %    |
|   |   | x16   |   |                             |      | ±1.5                           | %    |
|   |   | x32   |   |                             |      | ±2                             | %    |
| Slew rate                               | SRRPGA Rising When VIN = 0.1VDD/g to 0.9VDD/gain. |   | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V<br>(Other than x32) | 3.5                         |      |                                | V/µs |
|   |   | 10 to 90% of output                           | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V (x32)               | 3.0                         |      |                                |      |
|   |   | voltage amplitude                             | 2.7 V ≤ V <sub>DD</sub> ≤ 4.0V                      | 0.5                         |      |                                |      |
| SRFPGA                                  | SR <sub>FPGA</sub>                                | Falling When VIN= 0.1Vpp/gain to 0.9Vpp/gain. | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V<br>(Other than x32) | 3.5                         |      |                                |      |
|   |   | 90 to 10% of output                           | 4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V (x32)               | 3.0                         |      |                                |      |
|   |   | voltage amplitude                             | 2.7 V ≤ V <sub>DD</sub> ≤ 4.0V                      | 0.5                         |      |                                |      |
| Reference voltage                       | <b>t</b> PGA                                      | x4, x8  |   |                             |      | 5                              | μs   |
| stabilization wait time <sup>Note</sup> |   | x16, x32                                      |   |                             |      | 10                             | μs   |


Note Time required until a state is entered where the DC and AC specifications of the PGA are satisfied after the PGA operation has been enabled (PGAEN = 1).

#### 3.6.6 POR circuit characteristics

(TA = -40 to +105°C, Vss = 0 V)

| Parameter                  | Symbol | Conditions                       |      | TYP. | MAX. | Unit |
|----------------------------|--------|----------------------------------|------|------|------|------|
| Detection voltage          | VPOR   | Power supply rise time           |      | 1.51 | 1.55 | V    |
|                            | VPDR   | Power supply fall time Note 1    | 1.46 | 1.50 | 1.56 | V    |
| Minimum pulse width Note 2 | Tpw1   | Other than STOP/SUB HALT/SUB RUN |      |      |      | μS   |
|                            | TPW2   | STOP/SUB HALT/SUB RUN            | 300  |      |      | μS   |

- **Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.
- Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



#### 3.6.7 LVD circuit characteristics

#### (1) LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR  $\leq$  EVDD = VDD  $\leq$ .5.5 V, Vss = 0 V)

| F                    | arameter             | Symbol | Conditions             | MIN. | TYP. | MAX. | Unit |
|----------------------|----------------------|--------|------------------------|------|------|------|------|
| Detection voltage    | Supply voltage level | VLVD0  | Power supply rise time | 3.90 | 4.06 | 4.22 | V    |
|                      |                      |        | Power supply fall time | 3.83 | 3.98 | 4.13 | V    |
|                      |                      | VLVD1  | Power supply rise time | 3.60 | 3.75 | 3.90 | V    |
|                      |                      |        | Power supply fall time | 3.53 | 3.67 | 3.81 | V    |
|                      |                      | VLVD2  | Power supply rise time | 3.01 | 3.13 | 3.25 | V    |
|                      |                      |        | Power supply fall time | 2.94 | 3.06 | 3.18 | V    |
|                      |                      | VLVD3  | Power supply rise time | 2.90 | 3.02 | 3.14 | V    |
|                      |                      |        | Power supply fall time | 2.85 | 2.96 | 3.07 | V    |
|                      |                      | VLVD4  | Power supply rise time | 2.81 | 2.92 | 3.03 | V    |
|                      |                      |        | Power supply fall time | 2.75 | 2.86 | 2.97 | V    |
|                      |                      | VLVD5  | Power supply rise time | 2.71 | 2.81 | 2.92 | V    |
|                      |                      |        | Power supply fall time | 2.64 | 2.75 | 2.86 | V    |
|                      |                      | VLVD6  | Power supply rise time | 2.61 | 2.71 | 2.81 | V    |
|                      |                      |        | Power supply fall time | 2.55 | 2.65 | 2.75 | V    |
|                      |                      | VLVD7  | Power supply rise time | 2.51 | 2.61 | 2.71 | V    |
|                      |                      |        | Power supply fall time | 2.45 | 2.55 | 2.65 | V    |
| Minimum pulse widt   | n .                  | tLW    |                        | 300  |      |      | μs   |
| Detection delay time | Detection delay time |        |                        |      |      | 300  | μS   |

#### (2) LVD Detection Voltage of Interrupt & Reset Mode

#### (TA = -40 to +105°C, VPDR $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, VSS = 0 V)

| Parameter     | Symbol | Conditi                               | ions  | MIN. | TYP. | MAX. | Unit |
|---------------|--------|---------------------------------------|---|------|------|------|------|
| Interrupt and | VLVDD0 | VPOC0, VPOC1, VPOC2 = 0, 1, 1, fallin | co, VPOC1, VPOC2 = 0, 1, 1, falling reset voltage |      |      | 2.86 | V    |
| reset mode    | VLVDD1 | LVIS0, LVIS1 = 1, 0                   | Rising release reset voltage                      | 2.81 | 2.92 | 3.03 | V    |
|               |        |                                       | Falling interrupt voltage                         | 2.75 | 2.86 | 2.97 | V    |
|               | VLVDD2 | LVIS0, LVIS1 = 0, 1                   | LVIS0, LVIS1 = 0, 1 Rising release reset voltage  |      | 3.02 | 3.14 | V    |
|               |        |                                       | Falling interrupt voltage                         | 2.85 | 2.96 | 3.07 | V    |
|               | VLVDD3 | LVIS0, LVIS1 = 0, 0                   | Rising release reset voltage                      | 3.90 | 4.06 | 4.22 | V    |
|               |        |                                       | Falling interrupt voltage                         | 3.83 | 3.98 | 4.13 | V    |

# 3.6.8 Power supply voltage rising slope characteristics

 $(TA = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$ 

| Parameter                         | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|------------|------|------|------|------|
| Power supply voltage rising slope | SVDD   |            |      |      | 54   | V/ms |


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.

#### 3.7 RAM Data Retention Characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, VSS = 0 V)

| Parameter                     | Symbol | Conditions | MIN.      | TYP. | MAX. | Unit |
|-------------------------------|--------|------------|-----------|------|------|------|
| Data retention supply voltage | VDDDR  |            | 1.44 Note |      | 5.5  | V    |

**Note** The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



# 3.8 Flash Memory Programming Characteristics

#### $(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EVDD} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

| Parameter                                      | Symbol | Conditions            |           | MIN.    | TYP.      | MAX. | Unit  |
|--|--------|-----------------------|-----------|---------|-----------|------|-------|
| System clock frequency                         | fclk   |                       |           | 1       |           | 24   | MHz   |
| Number of code flash rewrites<br>Notes 1, 2, 3 | Cerwr  | Retained for 20 years | TA = 85°C | 1,000   |           |      | Times |
| Number of data flash rewrites                  | 1      | Retained for 1 year   | TA = 25°C |         | 1,000,000 |      |       |
| Notes 1, 2, 3                                  |        | Retained for 5 years  | TA = 85°C | 100,000 |           |      |       |
|  |        | Retained for 20 years | Ta = 85°C | 10,000  |           |      |       |

- Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
- Note 2. When using flash memory programmer and Renesas Electronics self-programming library
- **Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

### 3.9 Dedicated Flash Memory Programmer Communication (UART)

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)


| Parameter     | Symbol | Conditions                | MIN.    | TYP. | MAX.      | Unit |
|---------------|--------|---------------------------|---------|------|-----------|------|
| Transfer rate |        | During serial programming | 115,200 |      | 1,000,000 | bps  |

### 3.10 Timing of Entry to Flash Memory Programming Modes

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

| Parameter  | Symbol  | Conditions   | MIN. | TYP. | MAX. | Unit |
|--|---------|--|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified Note 1  | tsuinit | POR and LVD reset must end before the external reset ends. |      |      | 100  | ms   |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends Note 1  | tsu     | POR and LVD reset must end before the external reset ends. | 10   |      |      | μS   |
| How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory) Notes 1, 2 | thD     | POR and LVD reset must end before the external reset ends. | 1    |      |      | ms   |

- Note 1. Deassertion of the POR and LVD reset signals must precede deassertion of the pin reset signal.
- **Note 2.** This excludes the flash firmware processing time (723  $\mu$ s).



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.


tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)

# 4. PACKAGE DRAWING


# 4.1 20-pin products


R5F1056AGSP, R5F1056AASP

| JEITA Package Code     | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|------------------------|--------------|----------------|-----------------|
| P-LSSOP20-4.4x6.5-0.65 | PLSP0020JB-A | P20MA-65-NAA-1 | 0.1             |



detail of lead end







(UNIT:mm)

| ITEM | DIMENSIONS               |
|------|--------------------------|
| D    | 6.50±0.10                |
| E    | 4.40±0.10                |
| HE   | 6.40±0.20                |
| Α    | 1.45 MAX.                |
| A1   | 0.10±0.10                |
| A2   | 1.15                     |
| е    | 0.65±0.12                |
| bp   | $0.22 + 0.10 \\ -0.05$   |
| С    | $0.15 \pm 0.05 \\ -0.02$ |
| L    | 0.50±0.20                |
| У    | 0.10                     |
| Α    | 0° to 10°                |

# NOTE


- 1.Dimensions " $\times$ 1" and " $\times$ 2" do not include mold flash.
- 2.Dimension "X3" does not include trim offset.

©2012 Renesas Electronics Corporation. All rights reserved.


# 4.2 24-pin products


R5F1057AGNA, R5F1057AANA


| JEITA Package code RENESAS code |              | Previous code  | MASS(TYP.)[g] |
|---------------------------------|--------------|----------------|---------------|
| P-HWQFN24-4x4-0.50              | PWQN0024KE-A | P24K8-50-CAB-3 | 0.04          |












| Referance      | Dimension in Millimeters |      |      |
|----------------|--------------------------|------|------|
| Symbol         | Min                      | Nom  | Max  |
| D              | 3.95                     | 4.00 | 4.05 |
| E              | 3.95                     | 4.00 | 4.05 |
| Α              |                          | _    | 0.80 |
| A <sub>1</sub> | 0.00                     | _    |      |
| b              | 0.18                     | 0.25 | 0.30 |
| е              |                          | 0.50 |      |
| Lp             | 0.30                     | 0.40 | 0.50 |
| х              | -                        |      | 0.05 |
| у              |                          |      | 0.05 |
| Z <sub>D</sub> |                          | 0.75 |      |
| Z <sub>E</sub> |                          | 0.75 |      |
| C <sub>2</sub> | 0.15                     | 0.20 | 0.25 |
| D <sub>2</sub> |                          | 2.50 |      |
| E <sub>2</sub> |                          | 2.50 |      |

RL78/G11 4. PACKAGE DRAWING

# 4.3 25-pin products

R5F1058AGLA, R5F1058AALA

| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-WFLGA25-3x3-0.50 | PWLG0025KA-A | P25FC-50-2N2-2 | 0.01            |



©2012 Renesas Electronics Corporation. All rights reserved.

0.43±0.05

| REVISION HISTORY |
|------------------|
|------------------|

# RL78/G11 Datasheet

| D    | Data        | Description             |  |
|------|-------------|-------------------------|--|
| Rev. | Date        | Page                    | Summary  |
| 1.10 | Dec 28 2016 | p.4                     | Modification of 1.2 Ordering Information   |
| 1.00 | Sep 28 2016 | p.7                     | Modification of Pin Configuration in 1.3.3 25-pin products   |
|      |             | p.9                     | Addition of 1.5.1 20-pin products  |
|      |             | p.10                    | Addition of product name and Modification of Block Diagram in 1.5.2 24-pin, 25-pin products  |
|      |             | p.12                    | Addition of I <sup>2</sup> C bus in 1.6 Outline of Functions   |
|      |             | p.15                    | Modification of Conditions of I <sub>OH1</sub> , I <sub>OL1</sub> in 2.1 Absolute Maximum Ratings  |
|      |             | p.16                    | Modification of High-speed on-chip oscillator clock frequency accuracy and addition of $D_{\text{IMT}}$ , $D_{\text{IMV}}$ in 2.2.2 On-chip oscillator characteristics |
|      |             | p.17                    | Modification of Caution in 2.3.1 Pin characteristics   |
|      |             | p.19                    | Modification of Input voltage, high and Input voltage, low in 2.3.1 Pin characteristics  |
|      |             | p.19, 20                | Modification of Caution in 2.3.1 Pin characteristics   |
|      |             | p.22, 23,<br>24, 26, 27 | Modification of specifications in 2.3.2 Supply current characteristics   |
|      |             | p.29, 30                | Modification of specification in 2.4 AC Characteristics  |
|      |             | p.35                    | Modification of specifications in 2.5.1 Serial array unit (1)  |
|      |             | p.39                    | Modification of specifications in 2.5.1 Serial array unit (3)  |
|      |             | p.40, 42                | Modification of specification in 2.5.1 Serial array unit (4)   |
|      |             | p.62                    | Addition of LP (Low-power main) mode in 2.5.2 Serial interface IICA (1)  |
|      |             | p.64                    | Addition of LP (Low-power main) mode in 2.5.2 Serial interface IICA (2)  |
|      |             | p.65                    | Addition of LP (Low-power main) mode in 2.5.2 Serial interface IICA (3)  |
|      |             | p.70                    | Modification of Conditions in 2.6.2 Temperature sensor haracteristics/internal reference voltage characteristic  |
|      |             | p.79                    | Addition of description in 3 ELECTRICAL SPECIFICATIONS (TA = -40 to +105°C)  |
|      |             | p.82                    | Modification of High-speed on-chip oscillator clock frequency accuracy and addition of $D_{\text{IMT}}$ , $D_{\text{IMV}}$ in 3.2.2 On-chip oscillator characteristics |
|      |             | p.83                    | Modification of Caution in 3.3.1 Pin characteristics   |
|      |             | p.85                    | Modification of Input voltage, high and Input voltage, low in 3.3.1 Pin characteristics  |
|      |             | p.85, 86                | Modification of Caution in 3.3.1 Pin characteristics   |
|      |             | p.88 to 91              | Modification of specifications in 3.3.2 Supply current characteristics   |
|      |             | p.97                    | Modification of specifications and specification table in 3.5.1 Serial array unit (1)  |
|      |             | p.103                   | Modification of specifications in 3.5.1 Serial array unit (3)  |
|      |             | p.125                   | Modification of Conditions in 3.6.1 A/D converter characteristics (4)  |
|      |             | p.126                   | Modification of Conditions in 3.6.2 Temperature sensor haracteristics/internal reference voltage characteristic  |
| 0.50 | Mar 31 2016 | _                       | First Edition issued   |

| SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan. |
|--|
| Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.                                     |
| All trademarks and registered trademarks are the property of their respective owners.  |
| C 2  |

#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

#### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza. No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Treireads Electronics from Knotig Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B. Menara Amcorp, Amco

1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141